

Side-Channel Security

Chapter 2: Cache Template Attacks

Daniel Gruss

March 9, 2021


Graz University of Technology

- Paging: memory translated page-wise from virtual to physical
- TLB (translation lookaside buffer) caches virtual to physical mapping
- TLB has some latency


- Paging: memory translated page-wise from virtual to physical
- TLB (translation lookaside buffer) caches virtual to physical mapping
- TLB has some latency
- Worst case for Cache: mapping not in TLB, need to load mapping from RAM
- Solution: Use virtual addresses instead of physical addresses

- VIVT: Virtually indexed, virtually tagged
- PIPT: Physically indexed, physically tagged
- PIVT: Physically indexed, virtually tagged
- VIPT: Virtually indexed, physically tagged

VIVT




VIVT




Data

- Virtual Tag is not unique (Context switches)
- Shared memory more than once in cache

PIPT




PIPT



Data


• Shared memory only once in cache!

(PIVT)



Data

(PIVT)




• Virtual Tag is not unique (Context switches)


Data

• Shared memory more than once in cache

VIPT




VIPT




- 4 KiB pages: last 12 bits of VA and PA are equal
- Using more bits is unpractical (like VIVT)
- \rightarrow Cache size < # ways \cdot page size

- L1 caches: VIVT or VIPT
- L2/L3 caches: PIPT




step 0: attacker maps shared library ightarrow shared memory, shared in cache

Flush+Reload




step 0: attacker maps shared library \rightarrow shared memory, shared in cache

Flush+Reload



step 0: attacker maps shared library \rightarrow shared memory, shared in cache


step 1: attacker flushes the shared line



step 0: attacker maps shared library \rightarrow shared memory, shared in cache

- **step 1**: attacker flushes the shared line
- step 2: victim loads data while performing encryption

Flush+Reload



step 0: attacker maps shared library ightarrow shared memory, shared in cache


- **step 1**: attacker flushes the shared line
- step 2: victim loads data while performing encryption
- $step \ 3:$ attacker reloads data \rightarrow fast access if the victim loaded the line

Pros: fine granularity (1 line)


Cons: restrictive

- 1. needs clflush instruction (not available e.g., in JS)
- 2. needs shared memory


- Flush+Flush [1]
- Evict+Reload [2] on ARM [4]




step 0: attacker fills the cache (prime)




step 0: attacker fills the cache (prime)




step 0: attacker fills the cache (prime)




step 0: attacker fills the cache (prime)




step 0: attacker fills the cache (prime)




step 0: attacker fills the cache (prime)



step 0: attacker fills the cache (prime)




step 0: attacker fills the cache (prime)



step 0: attacker fills the cache (prime)

step 1: victim evicts cache lines while performing encryption


step 2: attacker probes data to determine if the set was accessed



step 0: attacker fills the cache (prime)

step 1: victim evicts cache lines while performing encryption

step 2: attacker probes data to determine if the set was accessed



step 0: attacker fills the cache (prime)

step 1: victim evicts cache lines while performing encryption

step 2: attacker probes data to determine if the set was accessed

Pros: less restrictive

- 1. no need for clflush instruction (not available e.g., in JS)
- 2. no need for shared memory

Cons: coarser granularity (1 set)

We need to evict caches lines without clflush or shared memory:

- 1. which addresses do we access to have congruent cache lines?
- 2. without any privilege?
- 3. and in which order do we access them?


#1.1: Which physical addresses to access?



"LRU eviction":


- assume that cache uses LRU replacement
- accessing n addresses from the same cache set to evict an n-way set
- eviction from last level \rightarrow from whole hierarchy (it's inclusive!)

#1.2: Which addresses map to the same set?



- function H that maps slices is undocumented
- reverse-engineered by [3, 6, 8]

#1.2: Which addresses map to the same set?



- function H that maps slices is undocumented
- reverse-engineered by [3, 6, 8]
- hash function basically an XOR of address bits

3 functions, depending on the number of cores

			Address bit																														
		3	3	3	3	3	3	3	3	2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	0	0	0	0
		7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6
2 cores	00						\oplus		\oplus		\oplus	\oplus	\oplus	\oplus	\oplus		\oplus		\oplus		\oplus	\oplus	\oplus		\oplus		\oplus		\oplus				\oplus
4 cores	00					\oplus	\oplus		\oplus		\oplus	\oplus	\oplus	\oplus	\oplus		\oplus		\oplus		\oplus	\oplus	\oplus		\oplus		\oplus		\oplus				\oplus
	o_1				\oplus	\oplus		\oplus		\oplus	\oplus		\oplus		\oplus	\oplus	\oplus	\oplus	\oplus	\oplus				\oplus									
8 cores	00		\oplus	\oplus		\oplus	\oplus		\oplus		\oplus	\oplus	\oplus	\oplus	\oplus		\oplus		\oplus		\oplus	\oplus	\oplus		\oplus		\oplus		\oplus				\oplus
	o_1	\oplus		\oplus	\oplus	\oplus		\oplus		\oplus	\oplus		\oplus		\oplus	\oplus	\oplus	\oplus	\oplus	\oplus				\oplus									
	o_2	\oplus	\oplus	\oplus	\oplus			\oplus			\oplus			\oplus	\oplus				\oplus														

• last-level cache is physically indexed

- last-level cache is physically indexed
- root privileges needed for physical addresses

- last-level cache is physically indexed
- root privileges needed for physical addresses
- use 2 MB pages \rightarrow lowest 21 bits are the same as virtual address

- last-level cache is physically indexed
- root privileges needed for physical addresses
- use 2 MB pages \rightarrow lowest 21 bits are the same as virtual address
- $\rightarrow\,$ enough to compute the cache set




"LRU eviction" memory accesses



• LRU replacement policy: oldest entry first



- LRU replacement policy: oldest entry first
- timestamps for every cache line



- LRU replacement policy: oldest entry first
- timestamps for every cache line
- access updates timestamp




- LRU replacement policy: oldest entry first
- timestamps for every cache line
- access updates timestamp



- LRU replacement policy: oldest entry first
- timestamps for every cache line
- access updates timestamp



- LRU replacement policy: oldest entry first
- timestamps for every cache line
- access updates timestamp




- LRU replacement policy: oldest entry first
- timestamps for every cache line
- access updates timestamp



- LRU replacement policy: oldest entry first
- timestamps for every cache line
- access updates timestamp



- LRU replacement policy: oldest entry first
- timestamps for every cache line
- access updates timestamp




- LRU replacement policy: oldest entry first
- timestamps for every cache line
- access updates timestamp

"LRU eviction" memory accesses




"LRU eviction" memory accesses



"LRU eviction" memory accesses



"LRU eviction" memory accesses



"LRU eviction" memory accesses



"LRU eviction" memory accesses



"LRU eviction" memory accesses



"LRU eviction" memory accesses



"LRU eviction" memory accesses





- no LRU replacement
- only 75% success rate on Haswell



- no LRU replacement
- only 75% success rate on Haswell
- more accesses \rightarrow higher success rate, but too slow

#3.3: Cache eviction strategy




Figure 1: Fast and effective on Haswell. Eviction rate >99.97%.

Cache covert channels

- side channel: attacker spies a victim process
- covert channel: communication between two processes
 - that are not supposed to communicate
 - that are collaborating

ideas for 1-bit channels:

ideas for 1-bit channels:

- Prime+Probe: use one cache set to transmit
 - 0: sender does not access the set ightarrow low access time in receiver
 - 1: sender does access the set \rightarrow high access time in receiver

ideas for 1-bit channels:

- Prime+Probe: use one cache set to transmit
 - 0: sender does not access the set \rightarrow low access time in receiver
 - 1: sender does access the set \rightarrow high access time in receiver
- Flush+Reload/Flush+Flush/Evict+Reload: use one address to transmit
 - 0: sender does not access the address \rightarrow high access time in receiver
 - 1: sender does access the address \rightarrow low access time in receiver

• 1 bit data, 0 bit control?

- 1 bit data, 0 bit control?
- idea: divide time into slices (e.g., $50\mu s$ frames)
- synchronize sender and receiver with a shared clock

Problems of 1-bit covert channels

• errors?

- $\bullet\ errors?\ \rightarrow\ error-correcting\ codes$
- retransmission may be more efficient (less overhead)
- desynchronization
- optimal transmission duration may vary

• combine multiple 1-bit channels

- combine multiple 1-bit channels
- avoid interferences
- $\rightarrow\,$ higher performance

- combine multiple 1-bit channels
- avoid interferences
- $\rightarrow\,$ higher performance
 - use 1-bit for sending = true/false

Organize data in packets / frames:

- some data bits
- check sum
- sequence number
- $\rightarrow\,$ keep sender and receiver synchronous
- $\rightarrow\,$ check whether retransmission is necessary

• idea: acknowledge packets (requires a backward channel)

- idea: acknowledge packets (requires a backward channel)
- use some bits as a backward channel
- use the same bits as a backward channel (sender sending bit/receiver sending bit)

- idea: acknowledge packets (requires a backward channel)
- use some bits as a backward channel
- use the same bits as a backward channel (sender sending bit/receiver sending bit)
- why wait for retransmission?

- idea: acknowledge packets (requires a backward channel)
- use some bits as a backward channel
- use the same bits as a backward channel (sender sending bit/receiver sending bit)
- why wait for retransmission?
- $\rightarrow\,$ sender should retransmit until receiver acknowledged

- number of bits per second
- measure over ≥ 1 minute
- s bits transmitted in 1 minute:

$$C = \frac{s}{60}$$

- count bits that are wrong w
- count total bits sent b_s
- count total bits received b_r

Error rate:

$$p = \frac{w + |b_r - b_s|}{\max(b_s, b_r)},$$

or if $b_r = b_s$:


$$p = \frac{w}{b_r},$$

True capacity T:

$$T = C \cdot (1 + ((1 - p)) \cdot \log_2 (1 - p)) + p \cdot \log_2 (p)))$$

C is the raw capacity and p is the bit error rate.

Capacity



method	raw capacity	err. rate	true capacity	env.
F+F [1]	3968Kbps	0.840%	3690Kbps	native
F+R [1]	2384Kbps	0.005%	2382Kbps	native
E+R [4]	1141Kbps	1.100%	1041Kbps	native
P+P [7]	601Kbps	0.000%	601Kbps	native
P+P [5]	600Kbps	1.000%	552Kbps	virt
P+P [7]	362Kbps	0.000%	362Kbps	native

Cache template attacks

Cache Template Attacks

- State of the art: cache attacks are powerful
- Problem: manual identification of attack targets

- State of the art: cache attacks are powerful
- Problem: manual identification of attack targets
- Solution: Cache Template Attacks
- Automatically find any secret-dependent cache access
- Can be used for attacks and to improve software

- State of the art: cache attacks are powerful
- Problem: manual identification of attack targets
- Solution: Cache Template Attacks
- Automatically find any secret-dependent cache access
- Can be used for attacks and to improve software
- Examples:
 - Cache-based keylogger
 - Automatic attacks on crypto algorithms

•- dgruss@t	t420dg: ./spy /usr/lib/x86_64-linux-gnu/libgdk-3.so 0x2d0)f0			
File Edit View Sea	arch Terminal Help				
	g ~/cache/sc/generic (git)-[master] % ./spy -gnu/libgdk-3.so 0x2d0f0	/us	ir/l	ib/	1
	ter 3358683 cycles), t= 6684002				
	ter 161936 cycles), t= 6994748				
key down (aft 기	ter 428989 cycles), t= 7803566	978	ns		
	dgruss@t420dg: ~				×
File Edit View Sea				•	×
	Irch Terminal Help			•	×
File Edit View Sea	Irch Terminal Help				×
File Edit View Sea	Irch Terminal Help			•	×
File Edit View Sea	Irch Terminal Help				×
File Edit View Sea	Irch Terminal Help				×
File Edit View Sea	Irch Terminal Help				×
File Edit View Sea	Irch Terminal Help				×

	uss@t420d			jnu/libgdk-3.	so 0x2d0f				
File Edit Vie	ew Search To	erminal Help							_
		/cache/sc/ge u/libgdk-3.9	eneric (git)- so 0x2d0f0	[master] 🎙	./spy	/usr	~/l	ib/	1
			cycles), t= cycles), t=		6840027 9947486				
key down	(after	428989	cycles), t= cycles), t=	7	8035669 0521479				
	(urter	152057	cycles/, l-	, i i i i i i i i i i i i i i i i i i i	0521475		13		
		dgr	russ@t420dg: ~						>
	ew Search To	dgr erminal Help	russ@t420dg: ~					•	×
File Edit Vi	ew Search Tr 420dg ~	erminal Help	russ@t420dg: ~						×
File Edit Vi		erminal Help	russ@t420dg: ~						×
File Edit Vi		erminal Help	russ@t420dg: ~						×
File Edit Vie		erminal Help	russ@t420dg: ~						×

۰.	dgruss@t420dg: ./spy /usr/lib/x86_64-linux-gnu/libgdk-3.so 0x2d0f0	-		
File Ed	lit View Search Terminal Help			
	se@t420dg ~/cache/sc/generic (git)-[master] % ./spy /us 64-linux-gnu/libgdk-3.so 0x2d0f0	:r/l	ib/	1
key [_] d	lown (after 3358683 cycles), t= 6684002717 up (after 161936 cycles), t= 6994748676			
key d	down (after 428989 cycles), t= 7803566978	ns		
	up (after 132057 cycles), t= 8052147911 down (after 346702 cycles), t= 8716039893			
\$	dgruss@t420dg: ~		•	×
File Ed	lit View Search Terminal Help		•	×
File Ed				×
File Ed	lit View Search Terminal Help			×
File Ed	lit View Search Terminal Help			×

۰.	dgruss@t420dg: ./spy /usr/lib/x86_64-linux-gnu/libgdk-3.so 0x2d0l				×
File I	Edit View Search Terminal Help				
	<pre>uss@t420dg ~/cache/sc/generic (git)-[master] % ./spy</pre>	/us	r/l	ib/	1
	_64-linux-gnu/libgdk-3.so 0x2d0f0				
	down (after 3358683 cycles), t= 66840027				
key	down (after 428989 cycles), t= 78035669	978	ns		
key	up (after 132057 cycles), t= 80521479	911	ns		
key	down (after 346702 cycles), t= 87160398	393	ns		
יר					
-					
	dgruss@t420dg: ~				
	dgruss @t 420dg: ∼ Edit View Search Terminal Help			•	
File I	Edit View Search Terminal Help			•	:
File I				•	
File I	Edit View Search Terminal Help			•	:
File I	Edit View Search Terminal Help				
File I	Edit View Search Terminal Help				
File I	Edit View Search Terminal Help				
File I	Edit View Search Terminal Help				
File I	Edit View Search Terminal Help				
File I	Edit View Search Terminal Help				
File I	Edit View Search Terminal Help				

۶.,	dgru	uss@t4200	dg: ./spy /usr/l	lib/x86_64-linux-gnu/libg	dk-3.so 0x2d0f0			
File E	Edit Vie	w Search Te	erminal Help					
				eneric (git)-[maste	r] % ./spy /u	sr/l	ib/	1
			/libgdk-3.					
key .	down			cycles), t=	6684002717			
key	up			cycles), t=	6994748676			
key	down	(after	428989	cycles), t=	7803566978	ns		
key	up	(after	132057	cycles), t=	8052147911	ns		
key	down	(after		cycles), t=	8716039893	ns		
key	up	(after	117388	cycles), t=	8985159977	ns		
יר								
			dgr	russ@t420dg: ~				
	Edit Vie	w Search Te	dgr erminal Help	russ@t420dg: ~			•	,
File E			erminal Help	russ@t420dg: ~			•	;
File E		w Search Te 120dg ~	erminal Help	russ@t420dg: ~				;
File E			erminal Help	russ@t420dg: ~				:
File E			erminal Help	russ@t420dg: ~				
File E			erminal Help	russ@t420dg: ~				
File E			erminal Help	russ@t420dg: ~				
File E			erminal Help	russ@t420dg: ~				
File E			erminal Help	russ@t420dg: ~				
File E			erminal Help	russ@t420dg: ~				

• How to locate key-dependent memory accesses?

- How to locate key-dependent memory accesses?
- It's complicated:
 - Large binaries and libraries (third-party code)
 - Many libraries (gedit: 60MB)
 - Closed-source / unknown binaries
 - Self-compiled binaries

- How to locate key-dependent memory accesses?
- It's complicated:
 - Large binaries and libraries (third-party code)
 - Many libraries (gedit: 60MB)
 - Closed-source / unknown binaries
 - Self-compiled binaries
- Difficult to find all exploitable addresses

Profiling Phase

- Preprocessing step to find exploitable addresses automatically
 - w.r.t. "events" (keystrokes, encryptions, ...)
 - called "Cache Template"

Profiling Phase

- Preprocessing step to find exploitable addresses automatically
 - w.r.t. "events" (keystrokes, encryptions, ...)
 - called "Cache Template"

Exploitation Phase

• Monitor exploitable addresses

Attacker address space


Sha	red 0x0




Victim address space




Cache is empty




Attacker triggers an event




Attacker checks one address for cache hits ("Reload")




Update cache hit ratio (per event and address)




Attacker flushes shared memory




Repeat for higher accuracy




Repeat for all events



Repeat for all events



Continue with next address



Continue with next address

2	Terminal	- o >	Open 🗸	+	Untitled	Document 1	Save	=	- +	×
File Edit View Search Terminal Help										
% sleep 2; ./spy 300 7f0 8050 ∎	5140a4000-7f051417b000 /usr/lib/x86_64-linux-	r-xp 0x20000 08:02 26 gnu/gedit/libgedit.so	1							
Inrefetch]		<dir> 14 03 2017 21.44.96</dir>								
File Edit View Search Terminal Help shark% ./spy []										
(/nome/gamei/ja:					Plain Text 👻	Tab Width: 2 👻	Ln 1, Col 1		1	NS

Cache Template Attack Demo

Profiling Phase: 1 Event, 1 Address

ADDRESS



Profiling Phase: 1 Event, 1 Address





Example: Cache Hit Ratio for (0x7c800, n): 200 / 200

Profiling Phase: All Events, 1 Address



Profiling Phase: All Events, 1 Address




Example: Cache Hit Ratio for (0x7c800, u): 13 / 200

Profiling Phase: All Events, 1 Address



Distinguish n from other keys by monitoring 0x7c800

Profiling Phase: All Events, All Addresses



AES uses T-Tables (precomputed from S-Boxes)

• 4 T-Tables

 $T_0 \left[k_{\{0,4,8,12\}} \oplus p_{\{0,4,8,12\}} \right]$ $T_1 \left[k_{\{1,5,9,13\}} \oplus p_{\{1,5,9,13\}} \right]$

- ...
- If we know which entry of T is accessed, we know the result of $k_i \oplus p_i$.
- Known-plaintext attack (p_i is known) $\rightarrow k_i$ can be determined

- Most addresses in two groups:
 - Cache hit ratio 100% (always cache hits)
 - Cache hit ratio 0% (no cache hits)

- Most addresses in two groups:
 - Cache hit ratio 100% (always cache hits)
 - Cache hit ratio 0% (no cache hits)
- One 4096 byte memory block:
 - Cache hit ratio of 92%
 - Cache hits depend on key value and plaintext value
 - The T-Tables


- Known-plaintext attack
- Events: encryption with only one fixed key byte

- Known-plaintext attack
- Events: encryption with only one fixed key byte
- Profile each event

- Known-plaintext attack
- Events: encryption with only one fixed key byte
- Profile each event
- Exploitation phase:
 - Eliminate key candidates

- Known-plaintext attack
- Events: encryption with only one fixed key byte
- Profile each event
- Exploitation phase:
 - Eliminate key candidates
 - Reduction of key space in first-round attack:
 - 64 bits after 16–160 encryptions

- Known-plaintext attack
- Events: encryption with only one fixed key byte
- Profile each event
- Exploitation phase:
 - Eliminate key candidates
 - Reduction of key space in first-round attack:
 - 64 bits after 16–160 encryptions
 - State of the art: full key recovery after 30000 encryptions



 $k_0 = 0 \ge 0$ $k_0 = 0 \ge 55$

(transposed)

- Novel technique to find any cache side-channel leakage
 - Attacks
 - Detect vulnerabilities

- Novel technique to find any cache side-channel leakage
 - Attacks
 - Detect vulnerabilities
- Works on virtually all Intel CPUs
- Works even with unknown binaries

- Novel technique to find any cache side-channel leakage
 - Attacks
 - Detect vulnerabilities
- Works on virtually all Intel CPUs
- Works even with unknown binaries
- Marks a change of perspective:

- Novel technique to find any cache side-channel leakage
 - Attacks
 - Detect vulnerabilities
- Works on virtually all Intel CPUs
- Works even with unknown binaries
- Marks a change of perspective:
 - Large scale analysis of binaries
 - Large scale automated attacks


- Variant of Flush+Reload with cache eviction instead of clflush
- Works on ARMv7
- Applicable to millions of devices
- Cache Template Attacks using Evict+Reload
- ARMageddon: Last-Level Cache Attacks on Mobile Devices [4]


- cache attacks \rightarrow many cache misses
- detect via performance counters


- cache attacks \rightarrow many cache misses
- detect via performance counters
- $\rightarrow\,$ good idea, but is it good enough?


- cache attacks \rightarrow many cache misses
- detect via performance counters
- $\rightarrow\,$ good idea, but is it good enough?
 - causing a cache flush \neq causing a cache miss


clflush execution time














Flush+Flush: Conclusion

- attacker causes no direct cache misses
 - ightarrow fast
 - \rightarrow stealthy

- attacker causes no direct cache misses
 - ightarrow fast
 - $\rightarrow\,$ stealthy
- same side channel targets as Flush+Reload

- attacker causes no direct cache misses
 - ightarrow fast
 - $\rightarrow \ \text{stealthy}$
- same side channel targets as Flush+Reload
- 496 KB/s covert channel

- powerful cache attacks on Intel x86 in the last 10 years
- nothing like Flush+Reload or Prime+Probe on mobile devices

- powerful cache attacks on Intel x86 in the last 10 years
- nothing like Flush+Reload or Prime+Probe on mobile devices
- \rightarrow why?

1. no flush instruction

1. no flush instruction \rightarrow Evict+Reload

- 1. no flush instruction \rightarrow Evict+Reload
- 2. pseudo-random replacement

- 1. no flush instruction \rightarrow Evict+Reload
- 2. pseudo-random replacement \rightarrow eviction strategies from Rowhammer.js

- 1. no flush instruction \rightarrow Evict+Reload
- 2. pseudo-random replacement \rightarrow eviction strategies from Rowhammer.js
- 3. cycle counters require root

- 1. no flush instruction \rightarrow Evict+Reload
- 2. pseudo-random replacement \rightarrow eviction strategies from Rowhammer.js
- 3. cycle counters require root \rightarrow new timing methods

- 1. no flush instruction \rightarrow Evict+Reload
- 2. pseudo-random replacement \rightarrow eviction strategies from Rowhammer.js
- 3. cycle counters require root \rightarrow new timing methods
- 4. last-level caches not inclusive

- 1. no flush instruction \rightarrow Evict+Reload
- 2. pseudo-random replacement \rightarrow eviction strategies from Rowhammer.js
- 3. cycle counters require root \rightarrow new timing methods
- 4. last-level caches not inclusive \rightarrow let L1 spill to LLC

- 1. no flush instruction \rightarrow Evict+Reload
- 2. pseudo-random replacement \rightarrow eviction strategies from Rowhammer.js
- 3. cycle counters require root \rightarrow new timing methods
- 4. last-level caches not inclusive \rightarrow let L1 spill to LLC
- 5. multiple CPUs

- 1. no flush instruction \rightarrow Evict+Reload
- 2. pseudo-random replacement \rightarrow eviction strategies from Rowhammer.js
- 3. cycle counters require root \rightarrow new timing methods
- 4. last-level caches not inclusive \rightarrow let L1 spill to LLC
- 5. multiple CPUs \rightarrow remote fetches + flushes

- 1. no flush instruction \rightarrow Evict+Reload
- 2. pseudo-random replacement \rightarrow eviction strategies from Rowhammer.js
- 3. cycle counters require root \rightarrow new timing methods
- 4. last-level caches not inclusive \rightarrow let L1 spill to LLC
- 5. multiple CPUs \rightarrow remote fetches + flushes



shell@zeroflte:/data/local/tmp \$./keyboard_spy -c 0

ARMageddon Demo

Prefetch Side-Channel Attacks

- prefetch instructions don't check privileges
- prefetch instructions leak timing information

- prefetch instructions don't check privileges
- prefetch instructions leak timing information

exploit this to:

- locate a driver in kernel = defeat KASLR
- translate virtual to physical addresses

Intel being overspecific

NOTE

Using the PREFETCH instruction is recommended only if data does not fit in cache.

Using the PREFETCH instruction is recommended only if data does not fit in cache. Use of software prefetch should be limited to memory addresses that are managed or owned within the application context.


Using the PREFETCH instruction is recommended only if data does not fit in cache. Use of software prefetch should be limited to memory addresses that are managed or owned within the application context. Prefetching to addresses that are not mapped to physical pages can experience non-deterministic performance penalty.

Using the PREFETCH instruction is recommended only if data does not fit in cache. Use of software prefetch should be limited to memory addresses that are managed or owned within the application context. Prefetching to addresses that are not mapped to physical pages can experience non-deterministic performance penalty. For example specifying a NULL pointer (0L) as address for a prefetch can cause long delays.

Memory (DRAM) is slow compared to the CPU

- buffer frequently used memory
- every memory reference goes through the cache
- based on physical addresses

Memory Access Latency



Optimize cache usage:

- prefetch: suggest CPU to load data into cache
- clflush: throw out data from all caches


... based on virtual addresses

prefetch instructions are somewhat unusual


- hints can be ignored by the CPU
- do not check privileges or cause exceptions

but they do need to translate virtual to physical


Kernel must be mapped in every address space




Address translation on x86-64




Address Translation Caches



Address Space Layout Randomization (ASLR)




Address Space Layout Randomization (ASLR)




Same library - different offset!

Kernel Address Space Layout Randomization (KASLR)




Kernel Address Space Layout Randomization (KASLR)




Same driver - different offset!

Kernel direct-physical map





Kernel direct-physical map





OS X, Linux, BSD, Xen PVM (Amazon EC2)


Translation-Level Oracle
















Timing the prefetch instruction

The CPU may reorder instructions



but not over cpuid!

Breaking KASLR with Prefetch





Side-Channel Security

Chapter 2: Cache Template Attacks

Daniel Gruss

March 9, 2021

Graz University of Technology

References

- Gruss, D., Maurice, C., Wagner, K., and Mangard, S. (2016). Flush+Flush: A Fast and Stealthy Cache Attack. In *DIMVA*.
- [2] Gruss, D., Spreitzer, R., and Mangard, S. (2015). Cache Template Attacks: Automating Attacks on Inclusive Last-Level Caches. In USENIX Security Symposium.
- [3] Inci, M. S., Gulmezoglu, B., Irazoqui, G., Eisenbarth, T., and Sunar, B. (2015). Seriously, get off my cloud! cross-vm rsa key recovery in a public cloud. *Cryptology ePrint Archive, Report 2015/898*.
- [4] Lipp, M., Gruss, D., Spreitzer, R., Maurice, C., and Mangard, S. (2016). ARMageddon: Cache Attacks on Mobile Devices. In USENIX Security Symposium.

[5] Liu, F., Yarom, Y., Ge, Q., Heiser, G., and Lee, R. B. (2015). Last-Level Cache Side-Channel Attacks are Practical. In S&P.

- [6] Maurice, C., Le Scouarnec, N., Neumann, C., Heen, O., and Francillon, A. (2015). Reverse Engineering Intel Complex Addressing Using Performance Counters. In *RAID*.
- [7] Maurice, C., Weber, M., Schwarz, M., Giner, L., Gruss, D., Alberto Boano,
 C., Mangard, S., and Römer, K. (2017). Hello from the Other Side: SSH over
 Robust Cache Covert Channels in the Cloud. In *NDSS*.
- [8] Yarom, Y., Ge, Q., Liu, F., Lee, R. B., and Heiser, G. (2015). Mapping the Intel Last-Level Cache. Cryptology ePrint Archive, Report 2015/905.