

# Side-Channel Security

## Chapter 4: Transient-Execution Attacks - Meltdown and Spectre

**Lukas Giner**

March 21, 2024

Graz University of Technology



- Meltdown[4] and Spectre [2] are two CPU vulnerabilities



- Meltdown[4] and Spectre [2] are two CPU vulnerabilities
- Discovered in 2017 by 4 independent teams



- Meltdown[4] and Spectre [2] are two CPU vulnerabilities
- Discovered in 2017 by 4 independent teams
- Due to an embargo, released at the beginning of 2018



- Meltdown[4] and Spectre [2] are two CPU vulnerabilities
- Discovered in 2017 by 4 independent teams
- Due to an embargo, released at the beginning of 2018
- News coverage followed by a lot of panic

**FOX**  
BUSINESS  
WASHINGTON, D.C.

WASHINGTON, D.C.

**NEWS  
> ALERT**

**INTEL REVEALS DESIGN FLAW THAT  
COULD ALLOW HACKERS TO ACCESS DATA**

**WINTER STORM**



**FOX**  
BUSINESS  
NETWORK



**@FOXBUSINESS**



**DEVELOPING STORY**

# COMPUTER CHIP FLAWS IMPACT BILLIONS OF DEVICES

**LIVE**



DAX ▲ 164.69

**NEWS STREAM**



GLOBAL

## COMPUTER CHIP SCARE

The bugs are known as 'Spectre' and 'Meltdown'

**BBC** WORLD NEWS )

• £:HK\$ 10.58

• EURO:£ 0.891

• E





## SECURITY FLAW REVEALED

**Intel (Prev)**  
45.26      -1.59      [-3.39%]

**Intel (After Hours)**  
44.85      -0.41      [-0.91%]

**CAPITAL**  
CONNECTION

SHROUT: ISSUE NOT UNIQUE TO  
INTEL, BUT IT'S AFFECTED THE MOST

 **CNBC**



A lot of confusion fueled the panic

- Which CPUs/vendors are affected?



A lot of confusion fueled the panic

- Which CPUs/vendors are affected?
- Are smartphones/IoT devices affected?



A lot of confusion fueled the panic

- Which CPUs/vendors are affected?
- Are smartphones/IoT devices affected?
- Can the vulnerabilities be exploited remotely?



A lot of confusion fueled the panic

- Which CPUs/vendors are affected?
- Are smartphones/IoT devices affected?
- Can the vulnerabilities be exploited remotely?
- What data is at risk?



A lot of confusion fueled the panic

- Which CPUs/vendors are affected?
- Are smartphones/IoT devices affected?
- Can the vulnerabilities be exploited remotely?
- What data is at risk?
- How hard is it to exploit the vulnerabilities?



A lot of confusion fueled the panic

- Which CPUs/vendors are affected?
- Are smartphones/IoT devices affected?
- Can the vulnerabilities be exploited remotely?
- What data is at risk?
- How hard is it to exploit the vulnerabilities?
- Is it already exploited?


**Let's try to clarify these questions**






**MELTDOWN**


- Kernel is isolated from user space




- Kernel is isolated from user space
- This **isolation** is a combination of hardware and software




- Kernel is isolated from user space
- This **isolation** is a combination of hardware and software
- User applications cannot access anything from the kernel




- Kernel is isolated from user space
- This **isolation** is a combination of hardware and software
- User applications cannot access anything from the kernel
- There is only a well-defined interface → **syscalls**




- Breaks isolation between applications and kernel



- Breaks isolation between applications and kernel
- User applications can access kernel addresses





- Breaks isolation between applications and kernel
- User applications can access kernel addresses
- Entire physical memory is mapped in the kernel






- Breaks isolation between applications and kernel
  - User applications can access kernel addresses
  - Entire physical memory is mapped in the kernel
- Meltdown can read whole DRAM







- Only on **Intel** CPUs and some **ARMs** (e.g. Cortex A15,A57,A72,A75)




- Only on **Intel** CPUs and some **ARMs** (e.g. Cortex A15,A57,A72,A75)
- AMD and other ARMs seem to be unaffected




- Only on **Intel** CPUs and some **ARMs** (e.g. Cortex A15,A57,A72,A75)
- AMD and other ARMs seem to be unaffected
- Common cause: permission check done in parallel to load instruction




- Only on **Intel** CPUs and some **ARMs** (e.g. Cortex A15,A57,A72,A75)
- AMD and other ARMs seem to be unaffected
- Common cause: permission check done in parallel to load instruction
- Race condition between permission check and dependent operation(s)



- Meltdown variant: read privileged registers




- Meltdown variant: read privileged registers
- Limited to some registers, no memory content




- Meltdown variant: read privileged registers
- Limited to some registers, no memory content
- Reported by ARM







- Meltdown variant: read privileged registers
- Limited to some registers, no memory content
- Reported by ARM
- Affects some ARMs (Cortex A15, A57, and A72)




- Meltdown requires code execution on the device (e.g. Apps)




- Meltdown requires code execution on the device (e.g. Apps)
- Untrusted code can read entire memory of device




- Meltdown requires code execution on the device (e.g. Apps)
- Untrusted code can read entire memory of device
- Cannot be triggered remotely



- Meltdown requires code execution on the device (e.g. Apps)
- Untrusted code can read entire memory of device
- Cannot be triggered remotely
- Proof-of-concept code available online



- Meltdown requires code execution on the device (e.g. Apps)
- Untrusted code can read entire memory of device
- Cannot be triggered remotely
- Proof-of-concept code available online
- No info about environment required → easy to reproduce



**SPECTRE**

- Mistrains branch prediction





- Mistrains branch prediction
- CPU speculatively executes code which should not be executed




- Mistrains branch prediction
- CPU speculatively executes code which should not be executed
- Can also mistrain indirect calls




- Mistrains branch prediction
  - CPU speculatively executes code which should not be executed
  - Can also mistrain indirect calls
- Spectre “convinces” program to execute code







- On Intel and AMD CPUs




- On Intel and AMD CPUs
- Some ARMs (Cortex R and Cortex A) are also affected



- On Intel and AMD CPUs
- Some ARMs (Cortex R and Cortex A) are also affected
- Common cause: speculative execution of branches




- On Intel and AMD CPUs
- Some ARMs (Cortex R and Cortex A) are also affected
- Common cause: speculative execution of branches
- Speculative execution leaves microarchitectural traces which leak secret




- Spectre (typically) requires code execution on the device (e.g. Apps)







- Spectre (typically) requires code execution on the device (e.g. Apps)
- Untrusted code can convince trusted code to reveal secrets



- Spectre (typically) requires code execution on the device (e.g. Apps)
- Untrusted code can convince trusted code to reveal secrets
- Can be triggered remotely (e.g. in the browser, NetSpectre)



- Spectre (typically) requires code execution on the device (e.g. Apps)
- Untrusted code can convince trusted code to reveal secrets
- Can be triggered remotely (e.g. in the browser, NetSpectre)
- Proof-of-concept code available online



- Spectre (typically) requires code execution on the device (e.g. Apps)
- Untrusted code can convince trusted code to reveal secrets
- Can be triggered remotely (e.g. in the browser, NetSpectre)
- Proof-of-concept code available online
- Info about environment required → hard to reproduce

**Background**



**Out-of-order Execution**

6. Cook everything until  
vegetables are soft

5. Add green to soup  
and stir for 10 minutes

7. *Serve with cooked  
and peeled potatoes*







Wait for an hour



Wait for an hour



LATENCY

1. Wash and cut  
vegetables

2. Pick the basil leaves  
and set aside

3. Heat 2 tablespoons of  
oil in a pan

4. Fry vegetables until  
golden and softened



Dependency

1. Wash and cut vegetables

2. Pick the basil leaves and set aside

3. Heat 2 tablespoons of oil in a pan

4. Fry vegetables until golden and softened

Parallelize



```
int width = 10, height = 5;

float diagonal = sqrt(width * width
                      + height * height);
int area = width * height;

printf("Area %d x %d = %d\n", width, height, area);
```


Dependency




```
int width = 10, height = 5;  
float diagonal = sqrt(width * width  
                      + height * height);  
int area = width * height;  
printf("Area %d x %d = %d\n", width, height, area);
```

Parallelize





- Instructions are fetched and decoded in the **front-end**
- Instructions are dispatched to the **backend**
- Instructions are processed by individual execution units



- Instructions are executed **out-of-order**
- Instructions wait until their **dependencies are ready**
  - Later instructions might execute prior earlier instructions
- Instructions **retire in-order**
  - State becomes architecturally visible



**We are ready for the gory details of Meltdown**



- Find something human readable, e.g., the Linux version

```
# sudo grep linux_banner /proc/kallsyms  
ffffffff81a000e0 R linux_banner
```



```
char data = *(char*) 0xffffffff81a000e0;  
printf("%c\n", data);
```

- Compile and run



```
segfault at ffffffff81a000e0 ip
0000000000400535
sp 00007ffce4a80610 error 5 in reader
```



- Compile and run

```
segfault at ffffffff81a000e0 ip
0000000000400535
sp 00007ffce4a80610 error 5 in reader
```

- Kernel addresses are of course **not accessible**



- Compile and run

```
segfault at ffffffff81a000e0 ip
0000000000400535
sp 00007ffce4a80610 error 5 in reader
```

- Kernel addresses are of course **not accessible**
- Any invalid access throws an exception → **segmentation fault**



- Just catch the segmentation fault!



- Just catch the segmentation fault!
- We can simply install a signal handler





- Just catch the segmentation fault!
- We can simply install a signal handler
- And if an exception occurs, just jump back and continue



- Just catch the segmentation fault!
- We can simply install a signal handler
- And if an exception occurs, just jump back and continue
- Then we can read the value



- Just catch the segmentation fault!
- We can simply install a signal handler
- And if an exception occurs, just jump back and continue
- Then we can read the value
- Sounds like a good idea



- Still no kernel memory



- Still no kernel memory
- Maybe it is not that straight forward



- Still no kernel memory
- Maybe it is not that straight forward
- Privilege checks seem to work



- Still no kernel memory
- Maybe it is not that straight forward
- Privilege checks seem to work
- Are privilege checks also done when executing instructions out of order?



- Still no kernel memory
- Maybe it is not that straight forward
- Privilege checks seem to work
- Are privilege checks also done when executing instructions out of order?
- Problem: out-of-order instructions are not visible



- Adapted code

```
*(volatile char*) 0;  
array[0] = 0;
```





- Adapted code

```
*(volatile char*) 0;  
array[0] = 0;
```

- volatile because compiler was not happy

```
warning: statement with no effect [-Wunused-value]  
    *(char*) 0;
```



- Adapted code

```
*(volatile char*) 0;  
array[0] = 0;
```

- volatile because compiler was not happy

```
warning: statement with no effect [-Wunused-value]  
    *(char*) 0;
```

- Static code analyzer is still not happy

```
warning: Dereference of null pointer  
    *(volatile char*)0;
```



- Flush+Reload over all pages of the array



- “Unreachable” code line was actually executed



- Flush+Reload over all pages of the array



- “Unreachable” code line was actually executed
- Exception was only thrown afterwards



- Out-of-order instructions leave microarchitectural traces



- Out-of-order instructions leave microarchitectural traces
- We can see them for example in the cache



- Out-of-order instructions leave microarchitectural traces
- We can see them for example in the cache
- Give such instructions a name: **transient instructions**





- Out-of-order instructions leave microarchitectural traces
- We can see them for example in the cache
- Give such instructions a name: **transient instructions**
- We can indirectly observe the execution of transient instructions



- Combine the two things

```
char data = *(char*)0xffffffff81a000e0;  
array[data * 4096] = 0;
```



- Combine the two things

```
char data = *(char*)0xffffffff81a000e0;  
array[data * 4096] = 0;
```

- Then check whether any part of array is cached



- Flush+Reload over all pages of the array



- Index of cache hit reveals data



- Flush+Reload over all pages of the array



- Index of cache hit reveals data
- Permission check is in some cases not fast enough



**MELTDOWN**

- Using out-of-order execution, we can read data at any address



**MELTDOWN**

- Using out-of-order execution, we can read data at any address
- Privilege checks are sometimes too slow



**MELTDOWN**

- Using out-of-order execution, we can read data at any address
- Privilege checks are sometimes too slow
- Allows to leak kernel memory







**MELTDOWN**

- Using out-of-order execution, we can read data at any address
- Privilege checks are sometimes too slow
- Allows to leak kernel memory
- Entire physical memory is typically also accessible in kernel address space

**I SHIT YOU NOT**

**THERE WAS KERNEL MEMORY ALL  
OVER THE TERMINAL**





**e01d8150:** 69 6c 69 63 6f 6e 20 47 72 61 70 68 69 63 73 2c | Silicon Graphics, |  
**e01d8160:** 20 49 6e 63 2e 20 20 48 6f 77 65 76 65 72 2c 20 | Inc. However, |  
**e01d8170:** 74 68 65 20 61 75 74 68 6f 72 73 20 6d 61 6b 65 | the authors make |  
**e01d8180:** 20 6e 6f 20 63 6c 61 69 6d 20 74 68 61 74 20 4d | no claim that M |  
**e01d8190:** 65 73 61 0a 20 69 73 20 69 6e 20 61 6e 79 20 77 | esa. is in any w |  
**e01d81a0:** 61 79 20 61 20 63 6f 6d 70 61 74 69 62 6c 65 20 | ay a compatible |  
**e01d81b0:** 72 65 70 6c 61 63 65 6d 65 6e 74 20 66 6f 72 20 | replacement for |  
**e01d81c0:** 4f 70 65 6e 47 4c 20 6f 72 20 61 73 73 6f 63 69 | OpenGL or associ |  
**e01d81d0:** 61 74 65 64 20 77 69 74 68 0a 20 53 69 6c 69 63 | ated with. Silic |  
**e01d81e0:** 6f 6e 20 47 72 61 70 68 69 63 73 2c 20 49 6e 63 | on Graphics, Inc |  
**e01d81f0:** 2e 0a 20 2e 0a 20 54 68 69 73 20 76 65 72 73 69 | .. .. This versi |  
**e01d8200:** 6f 6e 20 6f 66 20 4d 65 73 61 20 70 72 6f 76 69 | on of Mesa provi |  
**e01d8210:** 64 65 73 20 47 4c 58 20 61 6e 64 20 44 52 49 20 | des GLX and DRI |  
**e01d8220:** 63 61 70 61 62 69 6c 69 74 69 65 73 3a 20 69 74 | capabilities: it |  
**e01d8230:** 20 69 73 20 63 61 70 61 62 6c 65 20 6f 66 0a 20 | is capable of. |  
**e01d8240:** 62 6f 74 68 20 64 69 72 65 63 74 20 61 6e 64 20 | both direct and |  
**e01d8250:** 69 6e 64 69 72 65 63 74 20 72 65 6e 64 65 72 69 | indirect renderi |  
**e01d8260:** 6e 67 2e 20 20 46 6f 72 20 64 69 72 65 63 74 20 | ng. For direct |  
**e01d8270:** 72 65 6e 64 65 72 69 6e 67 2c 20 69 74 20 63 61 | rendering, it ca |  
**e01d8280:** 6e 20 75 73 65 20 44 52 49 0a 20 6d 6f 64 75 6c | n use DRI. modul

- Basic Meltdown code leads to a crash (segfault)

- Basic Meltdown code leads to a crash (segfault)
- How to prevent the crash?

- Basic Meltdown code leads to a crash (segfault)
- How to prevent the crash?



Fault  
Handling



Fault  
Suppression



Fault  
Prevention

- Intel TSX to suppress exceptions instead of signal handler

```
if(xbegin() == XBEGIN_STARTED) {
    char secret = *(char*) 0xffffffff81a000e0;
    array[secret * 4096] = 0;
    xend();
}

for (size_t i = 0; i < 256; i++) {
    if (flush_and_reload(array + i * 4096) == CACHE_HIT) {
        printf("%c\n", i);
    }
}
```



- Speculative execution to prevent exceptions

```
int speculate = rand() % 2;
size_t address = (0xffffffff81a000e0 * speculate) +
                 ((size_t)&zero * (1 - speculate));
if(!speculate) {
    char secret = *(char*) address;
    array[secret * 4096] = 0;
}

for (size_t i = 0; i < 256; i++) {
    if (flush_and_reload(array + i * 4096) == CACHE_HIT) {
        printf("%c\n", i);
    }
}
```

**SO YOU ARE TELLING ME**




**YOU CAN DUMP THE  
MEMORY STORED IN L1?**


A close-up shot of Morpheus from the movie The Matrix. He is wearing his signature black sunglasses and has a serious, intense expression. The background is a blurred, dimly lit interior. The text is overlaid in large, white, bold, sans-serif font.

**WHAT IF I TOLD YOU**


**YOU CAN LEAK THE ENTIRE MEMORY**




- Initial assumption: we can only read data **stored in the L1** with Meltdown




- Initial assumption: we can only read data **stored in the L1** with Meltdown. And that's true, **sort of**:



- Initial assumption: we can only read data **stored in the L1** with Meltdown. And that's true, **sort of**:
- Experiment where a thread flushes the value constantly and a thread on a different core reloads the value




- Initial assumption: we can only read data **stored in the L1** with Meltdown. And that's true, **sort of**:
- Experiment where a thread flushes the value constantly and a thread on a different core reloads the value
  - Target data is not in the L1 cache of the attacking core




- Initial assumption: we can only read data **stored in the L1** with Meltdown. And that's true, **sort of**:
- Experiment where a thread flushes the value constantly and a thread on a different core reloads the value
  - Target data is not in the L1 cache of the attacking core
- We can **still leak** the data at a lower reading rate, why?





- Initial assumption: we can only read data **stored in the L1** with Meltdown. And that's true, **sort of**:
- Experiment where a thread flushes the value constantly and a thread on a different core reloads the value
  - Target data is not in the L1 cache of the attacking core
- We can **still leak** the data at a lower reading rate, why?
- → *Original* Meltdown only leaks from the L1



- Initial assumption: we can only read data **stored in the L1** with Meltdown. And that's true, **sort of**:
- Experiment where a thread flushes the value constantly and a thread on a different core reloads the value
  - Target data is not in the L1 cache of the attacking core
- We can **still leak** the data at a lower reading rate, why?
- → *Original* Meltdown only leaks from the L1, but we can get data there with load gadgets [6]





- Dumping the entire physical memory takes some time



- Dumping the entire physical memory takes some time
  - Not very practical in most scenarios



- Dumping the entire physical memory takes some time
  - Not very practical in most scenarios
- Can we mount more **targeted attacks**?



- Open-source utility for disk encryption



- Open-source utility for disk encryption
- Fork of TrueCrypt





- Open-source utility for disk encryption
- Fork of TrueCrypt
- Cryptographic keys are stored in RAM




- Open-source utility for disk encryption
- Fork of TrueCrypt
- Cryptographic keys are stored in RAM
  - With Meltdown, we can extract the keys from DRAM


attacker@meltdown ~/exploit %


victim@meltdown ~ %


operation #n























- Meltdown is a whole **category of vulnerabilities**




- Meltdown is a whole **category of vulnerabilities**
- Not only the user-accessible check




- Meltdown is a whole **category of vulnerabilities**
- Not only the user-accessible check
- Looking closer at the check...



- CPU uses **virtual address spaces** to isolate processes




- CPU uses **virtual address spaces** to isolate processes
- Physical memory is organized in **page frames**



- CPU uses **virtual address spaces** to isolate processes
- Physical memory is organized in **page frames**
- Virtual memory pages are **mapped** to page frames **using page tables**





P	RW	US	WT	UC	R	D	S	G	Ignored	
Physical Page Number										
				Ignored						X

- User/Supervisor bit defines in which **privilege level** the page can be accessed

P	RW	US	WT	UC	R	D	S	G	Ignored	
Physical Page Number										
					Ignored					X

P	RW	US	WT	UC	R	D	S	G	Ignored	
Physical Page Number										
									Ignored	X

- **Present** bit is the next obvious bit



- An even **worse** bug → Foreshadow-NG/L1TF



- An even **worse** bug → Foreshadow-NG/L1TF
- Exploitable from **VMs**



- An even **worse** bug → Foreshadow-NG/L1TF
- Exploitable from **VMs**
- Allows **leaking** data from the **L1** cache



- An even **worse** bug → Foreshadow-NG/L1TF
- Exploitable from **VMs**
- Allows **leaking** data from the **L1** cache
- Same mechanism as Meltdown








- An even **worse** bug → Foreshadow-NG/L1TF
- Exploitable from **VMs**
- Allows **leaking** data from the **L1** cache
- Same mechanism as Meltdown
- Just a **different bit** in the PTE


Page Table


PTE 0
PTE 1
⋮
PTE #PTI
⋮
PTE 511





















**MELTDOWN**



**SPECTRE**



**MELTDOWN**



**SPECTRE**




**PIZZA**

*SPECIAL RECIPES*
















*»A table for 6 please«*





# Speculative Cooking



»A table for 6 please«





**PIZZA**

*SPECIAL RECIPES*



**PIZZA**

*SPECIAL RECIPES*

**Pizza**









**PIZZA**

*SPECIAL RECIPES*





- Many predictors in modern CPUs



- Many predictors in modern CPUs
  - Branch taken/not taken (PHT)



- Many predictors in modern CPUs
  - Branch taken/not taken (PHT)
  - Call/Jump destination (BTB)



- Many predictors in modern CPUs
  - Branch taken/not taken (PHT)
  - Call/Jump destination (BTB)
  - Function return destination (RSB)



- Many predictors in modern CPUs
  - Branch taken/not taken (PHT)
  - Call/Jump destination (BTB)
  - Function return destination (RSB)
  - Load matches previous store (STL)




- Many predictors in modern CPUs
  - Branch taken/not taken (PHT)
  - Call/Jump destination (BTB)
  - Function return destination (RSB)
  - Load matches previous store (STL)
- Most are even shared among processes

`index = 0`

Shared Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z

```
if (index < 4)
  then
    glyph[data[index]]
  else
    {}
```



Memory


D	data[0]
A	data[1]
T	data[2]
A	data[3]
K	
E	
Y	
...	



index = 0


Shared Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z



Memory


D	data[0]
A	data[1]
T	data[2]
A	data[3]
K	
E	
Y	
...	




index = 0


Shared Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z



D







`index = 1`

Shared Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z




Memory

D	data[0]
A	data[1]
T	data[2]
A	data[3]
K	
E	
Y	
...	

index = 1


Shared Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z



Memory


D	data[0]
A	data[1]
T	data[2]
A	data[3]
K	
E	
Y	
...	




index = 1


Shared Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z









index = 1

Shared Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z

```
if (index < 4)
```

Execute

then


```
glyph[data[index]]
```

else

```
{ }
```

Memory


D	data[0]
A	data[1]
T	data[2]
A	data[3]
K	
E	
Y	
...	



`index = 2`


Shared Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z



Memory


D	data[0]
A	data[1]
T	data[2]
A	data[3]
K	
E	
Y	
...	



index = 2

Shared Memory


	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z



index = 2

Shared Memory


	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z




T

Memory

D	data[0]
A	data[1]
T	data[2]
A	data[3]
K	
E	
Y	
...	







index = 2

Shared Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z




Memory

D	data[0]
A	data[1]
T	data[2]
A	data[3]
K	
E	
Y	
...	

`index = 3`


Shared Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z



Memory

D	data[0]
A	data[1]
T	data[2]
A	data[3]
K	
E	
Y	
...	






index = 3


Shared Memory


	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z




Memory

D	data[0]
A	data[1]
T	data[2]
A	data[3]
K	
E	
Y	
...	









index = 3

Shared Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z




Memory

D	data[0]
A	data[1]
T	data[2]
A	data[3]
K	
E	
Y	
...	

`index = 4`


Shared Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z



Memory


D	data[0]
A	data[1]
T	data[2]
A	data[3]
K	
E	
Y	
...	



index = 4


Shared Memory


	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z




Memory

D	data[0]
A	data[1]
T	data[2]
A	data[3]
K	
E	
Y	
...	










index = 4


Shared Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z




Memory


D	data[0]
A	data[1]
T	data[2]
A	data[3]
K	
E	
Y	
...	




```
Animal* a = bird;
```




```
Animal* a = bird;
```




```
Animal* a = bird;
```




```
Animal* a = bird;
```




```
Animal* a = bird;
```



```
Animal* a = bird;
```




```
Animal* a = bird;
```







```
Animal* a = fish;
```




```
Animal* a = fish;
```




```
Animal* a = fish;
```



```
Animal* a = fish;
```



```
Animal* a = fish;
```





- Loads can be executed out-of-order



- Loads can be executed out-of-order → need to check for previous stores



- Loads can be executed out-of-order → need to check for previous stores
- Check is **time consuming**






- Loads can be executed out-of-order → need to check for previous stores
- Check is **time consuming**
- Optimization: **Speculate** whether a store happened or not





- Loads can be executed out-of-order → need to check for previous stores
- Check is **time consuming**
- Optimization: **Speculate** whether a store happened or not
  - no store: bypass check





- Loads can be executed out-of-order → need to check for previous stores
- Check is **time consuming**
- Optimization: **Speculate** whether a store happened or not
  - no store: bypass check
  - stall























operation #n
























































We have ignored software side-channels for many many years:



We have ignored software side-channels for many many years:

- attacks on crypto



We have ignored software side-channels for many many years:

- attacks on crypto → “software should be fixed”



We have ignored software side-channels for many many years:

- attacks on crypto → “software should be fixed”
- attacks on ASLR





We have ignored software side-channels for many many years:

- attacks on crypto → “software should be fixed”
- attacks on ASLR → “ASLR is broken anyway”



We have ignored software side-channels for many many years:

- attacks on crypto → “software should be fixed”
- attacks on ASLR → “ASLR is broken anyway”
- attacks on SGX and TrustZone



We have ignored software side-channels for many many years:

- attacks on crypto → “software should be fixed”
- attacks on ASLR → “ASLR is broken anyway”
- attacks on SGX and TrustZone → “not part of the threat model”



We have ignored software side-channels for many many years:

- attacks on crypto → “software should be fixed”
  - attacks on ASLR → “ASLR is broken anyway”
  - attacks on SGX and TrustZone → “not part of the threat model”
- for years we solely optimized for performance



After learning about a side channel you realize:



After learning about a side channel you realize:

- the side channels were documented in the Intel manual



After learning about a side channel you realize:

- the side channels were documented in the Intel manual
- only now we understand the implications



- **Underestimated** microarchitectural attacks for a long time





- **Underestimated** microarchitectural attacks for a long time
- **Meltdown**, **Spectre** and **Foreshadow** exploit performance optimizations
  - Allow to leak arbitrary memory



- **Underestimated** microarchitectural attacks for a long time
- **Meltdown**, **Spectre** and **Foreshadow** exploit performance optimizations
  - Allow to leak arbitrary memory
- CPUs are deterministic - there is **no noise**

# Side-Channel Security

## Chapter 4: Transient-Execution Attacks - Meltdown and Spectre

**Lukas Giner**

March 21, 2024

Graz University of Technology

- [1] Jann Horn. *speculative execution, variant 4: speculative store bypass*. 2018.
- [2] Paul Kocher, Jann Horn, Anders Fogh, Daniel Genkin, Daniel Gruss, Werner Haas, Mike Hamburg, Moritz Lipp, Stefan Mangard, Thomas Prescher, Michael Schwarz, and Yuval Yarom. “Spectre Attacks: Exploiting Speculative Execution”. In: *S&P*. 2019.
- [3] Esmail Mohammadian Koruyeh, Khaled Khasawneh, Chengyu Song, and Nael Abu-Ghazaleh. “Spectre Returns! Speculation Attacks using the Return Stack Buffer”. In: *WOOT*. 2018.
- [4] Moritz Lipp, Michael Schwarz, Daniel Gruss, Thomas Prescher, Werner Haas, Anders Fogh, Jann Horn, Stefan Mangard, Paul Kocher, Daniel Genkin, Yuval Yarom, and Mike Hamburg. “Meltdown: Reading Kernel Memory from User Space”. In: *USENIX Security*. 2018.

- [5] G. Maisuradze and C. Rossow. “ret2spec: Speculative Execution Using Return Stack Buffers”. In: *CCS*. 2018.
- [6] Martin Schwarzl, Thomas Schuster, Michael Schwarz, and Daniel Gruss. “Speculative Dereferencing of Registers: Reviving Foreshadow”. In: *arXiv:2008.02307* (2020).
- [7] Ofir Weisse, Jo Van Bulck, Marina Minkin, Daniel Genkin, Baris Kasikci, Frank Piessens, Mark Silberstein, Raoul Strackx, Thomas F Wenisch, and Yuval Yarom. *Foreshadow-NG: Breaking the Virtual Memory Abstraction with Transient Out-of-Order Execution*. 2018.  
URL: <https://foreshadowattack.eu/foreshadow-NG.pdf>.