

## Side-Channel Security

Chapter 3: Trusted Execution Environments

**Daniel Gruss** 

March 14, 2024

Graz University of Technology

# Trusted Execution Environments (TEEs)



• Systems run software from various sources



- Systems run software from various sources
- Providers: tamper-resistant way



- Systems run software from various sources
- Providers: tamper-resistant way
- Protect computation against compromised OS



- Systems run software from various sources
- Providers: tamper-resistant way
- Protect computation against compromised OS
- Key enabler of trusted cloud computing

# Intel Software Guard Extension (SGX)



• x86 instruction-set extension



- x86 instruction-set extension
- Isolate trusted code from untrusted applications



- x86 instruction-set extension
- Isolate trusted code from untrusted applications
- Neither app nor OS can access enclave memory



- x86 instruction-set extension
- Isolate trusted code from untrusted applications
- Neither app nor OS can access enclave memory
- Enclave memory is encrypted and integrity protected



- x86 instruction-set extension
- Isolate trusted code from untrusted applications
- Neither app nor OS can access enclave memory
- Enclave memory is encrypted and integrity protected
- Enclave full access to virtual memory of host application

#### Application

Untrusted part

#### Application



















### Address Translation



#### Restrictions



• Cannot use I/O, including syscalls

#### Restrictions



- Cannot use I/O, including syscalls
- Certain instructions are forbidden (e.g., *rdtsc*)



1. Interrupt arrives



- 1. Interrupt arrives
- 2. Perform Asynchronous Enclave Exit (AEX)



- 1. Interrupt arrives
- 2. Perform Asynchronous Enclave Exit (AEX)
- 3. OS interrupt handler



- 1. Interrupt arrives
- 2. Perform Asynchronous Enclave Exit (AEX)
- 3. OS interrupt handler
- 4. Return to Asynchronous Exit Pointer (AEP) trampoline



- 1. Interrupt arrives
- 2. Perform Asynchronous Enclave Exit (AEX)
- 3. OS interrupt handler
- 4. Return to Asynchronous Exit Pointer (AEP) trampoline
- 5. ERESUME



• Enclaves isolated from all software



- Enclaves isolated from all software
- Allows for malicious OS/hypervisor



- Enclaves isolated from all software
- Allows for malicious OS/hypervisor
- Allows physical attacker



- Enclaves isolated from all software
- Allows for malicious OS/hypervisor
- Allows physical attacker
- Allows root attacker



- Enclaves isolated from all software
- Allows for malicious OS/hypervisor
- Allows physical attacker
- Allows root attacker
- Side-Channel Attacks are out of scope



- Enclaves isolated from all software
- Allows for malicious OS/hypervisor
- Allows physical attacker
- Allows root attacker
- Side-Channel Attacks are out of scope
- Only CPU is trusted
Side-Channel Attacks:

	i
_	ļ

Page Table

Side-Channel Attacks:





### Page Table DRAM







Side-Channel Attacks:



Transient-Execution Attacks (Lecture 3):

Side-Channel Attacks:



#### Transient-Execution Attacks (Lecture 3):



Meltdown

Side-Channel Attacks:



Transient-Execution Attacks (Lecture 3):





Meltdown

Spectre



Side-Channel Attacks:



Fault Attacks (Lecture 5):

Side-Channel Attacks:



\_ .





• Target mechanism which translates virtual to physical addresses



- Target mechanism which translates virtual to physical addresses
- Enclave memory is set up by OS



- Target mechanism which translates virtual to physical addresses
- Enclave memory is set up by OS
- Hardware only ensures one page is mapped by 1 enclave



- Target mechanism which translates virtual to physical addresses
- Enclave memory is set up by OS
- Hardware only ensures one page is mapped by 1 enclave
- Consequence: OS can unmap page, observe page fault



- Target mechanism which translates virtual to physical addresses
- Enclave memory is set up by OS
- Hardware only ensures one page is mapped by 1 enclave
- Consequence: OS can unmap page, observe page fault
- Granularity: 1 page (4kB)

### Stealthier Controlled-Channel Attacks [6, 7]



### Stealthier Controlled-Channel Attacks [6, 7]



### Stealthier Controlled-Channel Attacks [6, 7]





• Enclaves share same physical range of memory

	-			
	:		I	
مىنا	i	Ξ	i	Γ

- Enclaves share same physical range of memory
- DRAM contains row buffers



- Enclaves share same physical range of memory
- DRAM contains row buffers
- Use row conflicts to spy on victim



- Enclaves share same physical range of memory
- DRAM contains row buffers
- Use row conflicts to spy on victim
- Granularity: 512B to 8KB



• Flush+Reload not possible, Prime+Probe is



- Flush+Reload not possible, Prime+Probe is
- Physical address determines cache set



- Flush+Reload not possible, Prime+Probe is
- Physical address determines cache set
- Easy to prime cache set as OS



- Flush+Reload not possible, Prime+Probe is
- Physical address determines cache set
- Easy to prime cache set as OS
- Examples: [5], [7], [1], [3]

#### Victim



#### Victim



#### Victim










### Malware Guard Extension [5]



### Malware Guard Extension [5]





• No access to high-precision timer (rdtsc)



- No access to high-precision timer (rdtsc)
- No syscalls



- No access to high-precision timer (rdtsc)
- No syscalls
- No shared memory



- No access to high-precision timer (rdtsc)
- No syscalls
- No shared memory
- No physical addresses



- No access to high-precision timer (rdtsc)
- No syscalls
- No shared memory
- No physical addresses
- No 2 MB large pages





• We can build our own timer [2, 5]



- We can build our own timer [2, 5]
- Start a thread that continuously increments a global variable



- We can build our own timer [2, 5]
- Start a thread that continuously increments a global variable
- The global variable is our timestamp



# ARE YOU REALLY EXPECTING TO OUTPERFORM THE HARDWARE COUNTER?

rdtsc 3

timestamp = rdtsc();

rdtsc 3

while(1) {
 timestamp++;
}



while(1) {
 timestamp++;
}



while(1) {
 timestamp++;
}



mov &timestamp, %rcx
1: incl (%rcx)
jmp 1b



mov &timestamp , %rcx
1: incl (%rcx)
jmp 1b



mov &timestamp , %rcx
1: incl (%rcx)
jmp 1b



mov &timestamp, %rcx
1: inc %rax
mov %rax, (%rcx)
jmp 1b



mov &timestamp, %rcx
1: inc %rax
mov %rax, (%rcx)
jmp 1b

## **Combining Everything**



1. Use the counting primitive to measure DRAM accesses

## **Combining Everything**



- 1. Use the counting primitive to measure DRAM accesses
- 2. Use DRAM side-channel to build eviction set

## **Combining Everything**



- 1. Use the counting primitive to measure DRAM accesses
- 2. Use DRAM side-channel to build eviction set
- 3. Mount Prime+Probe on the buffer containing the multiplier

Raw Prime+Probe trace...



#### ...processed with a simple moving average...



#### ...allows to clearly see the bits of the exponent





• local Advanced Programmable Interrupt Controller (APIC)



- local Advanced Programmable Interrupt Controller (APIC)
- Timer: 3 modes



- local Advanced Programmable Interrupt Controller (APIC)
- Timer: 3 modes
  - One-shot



- local Advanced Programmable Interrupt Controller (APIC)
- Timer: 3 modes
  - One-shot
  - Periodic



- local Advanced Programmable Interrupt Controller (APIC)
- Timer: 3 modes
  - One-shot
  - Periodic
  - TSC-deadline


















• 2 Virtual Processors: time-sliced fashion operation



- 2 Virtual Processors: time-sliced fashion operation
- Normal->Secure: exceptions to monitor mode



- 2 Virtual Processors: time-sliced fashion operation
- Normal -> Secure: exceptions to monitor mode
- $\rightarrow\,$  SMC or hardware exception mechanism



- 2 Virtual Processors: time-sliced fashion operation
- Normal -> Secure: exceptions to monitor mode
- $\rightarrow\,$  SMC or hardware exception mechanism

#### What can be protected?



### What can be protected?



- Main system bus: read and write channels (AXI)
- Peripherals: interrupt controllers, timers, user I/O devices (APB)

• A time-of-check-to-time-of-use (TOCTTOU) bug



- A time-of-check-to-time-of-use (TOCTTOU) bug
- Shared memory might change after sanity check



- A time-of-check-to-time-of-use (TOCTTOU) bug
- Shared memory might change after sanity check
- Adversary can abuse this to provide invalid data to application

- A time-of-check-to-time-of-use (TOCTTOU) bug
- Shared memory might change after sanity check
- Adversary can abuse this to provide invalid data to application
- Caused by accessing the shared memory twice

ш

- A time-of-check-to-time-of-use (TOCTTOU) bug
- Shared memory might change after sanity check
- Adversary can abuse this to provide invalid data to application
- Caused by accessing the shared memory twice
- Also called double-fetch bugs















• Not all double fetches are exploitable



- Not all double fetches are exploitable
- Changing data after sanity check allows exploitation



- Not all double fetches are exploitable
- Changing data after sanity check allows exploitation
- Critical if privilege boundaries are crossed



- Not all double fetches are exploitable
- Changing data after sanity check allows exploitation
- Critical if privilege boundaries are crossed
  - User space  $\leftrightarrow$  Kernel space
  - $\bullet \ \ Untrusted \ code \ \leftrightarrow \ Trusted \ code$



- Not all double fetches are exploitable
- Changing data after sanity check allows exploitation
- Critical if privilege boundaries are crossed
  - User space  $\leftrightarrow$  Kernel space
  - $\bullet \ \ Untrusted \ code \ \leftrightarrow \ Trusted \ code$
- Common to share data across these domains

#### **Double-fetch Detection**



#### **Double-fetch Detection**



#### **Double-fetch Detection**





• Different trustlets running in secure world



- Different trustlets running in secure world
  - Credential-store



- Different trustlets running in secure world
  - Credential-store
  - Secure element for payments



- Different trustlets running in secure world
  - Credential-store
  - Secure element for payments
  - DRM



- Different trustlets running in secure world
  - Credential-store
  - Secure element for payments
  - DRM
- TrustZone leaks through the cache

## Leakage from ARM TrustZone (RSA signatures)



### Conclusion



• TEEs developed to protect sensitiv information/critical code execution
## Conclusion



- TEEs developed to protect sensitiv information/critical code execution
- Allow for a powerful threat model

## Conclusion



- TEEs developed to protect sensitiv information/critical code execution
- Allow for a powerful threat model
- SCAs often not "out of scope"



## Side-Channel Security

Chapter 3: Trusted Execution Environments

**Daniel Gruss** 

March 14, 2024

Graz University of Technology

## References

- Brasser, F., Müller, U., Dmitrienko, A., Kostiainen, K., Capkun, S., and Sadeghi, A.-R. (2017). Software Grand Exposure: SGX Cache Attacks Are Practical. In WOOT.
- [2] Lipp, M., Gruss, D., Spreitzer, R., Maurice, C., and Mangard, S. (2016). ARMageddon: Cache Attacks on Mobile Devices. In USENIX Security Symposium.
- [3] Moghimi, A., Irazoqui, G., and Eisenbarth, T. (2017). CacheZoom: How SGX amplifies the power of cache attacks. In *CHES*.
- [4] Schwarz, M., Gruss, D., Lipp, M., Maurice, C., Schuster, T., Fogh, A., and Mangard, S. (2018). Automated Detection, Exploitation, and Elimination of Double-Fetch Bugs using Modern CPU Features. In AsiaCCS.

- [5] Schwarz, M., Gruss, D., Weiser, S., Maurice, C., and Mangard, S. (2017). Malware Guard Extension: Using SGX to Conceal Cache Attacks. In *DIMVA*.
- [6] Van Bulck, J., Weichbrodt, N., Kapitza, R., Piessens, F., and Strackx, R. (2017). Telling Your Secrets Without Page Faults: Stealthy Page Table-Based Attacks on Enclaved Execution. In USENIX Security.
- [7] Wang, W., Chen, G., Pan, X., Zhang, Y., Wang, X., Bindschaedler, V., Tang, H., and Gunter, C. A. (2017). Leaky Cauldron on the Dark Land: Understanding Memory Side-Channel Hazards in SGX. In CCS.
- [8] Xu, Y., Cui, W., and Peinado, M. (2015). Controlled-Channel Attacks: Deterministic Side Channels for Untrusted Operating Systems. In *S&P*.