# Computer Organization and Networks (INB.06000UF, INB.07001UF)

#### Chapter 3 – State Machines

Winter 2023/2024



Stefan Mangard, www.iaik.tugraz.at

www.iaik.tugraz.at

#### **Sequential Circuits**

(How to store data)


# From Combinational Circuits to Sequential Circuits

• The circuits that we have discussed so far did not contain storage

• A change of an input has directly led to a change at the output


- We now build storage elements from logic gates
  - The basic idea to achieve storage is to create a feedback loop

#### A Simple Set-Reset Latch (NOR Version)




#### Truth Table of NOR

- ab q
- 00 1
- 01 0
- 10 0
- 11 0



We set the "set" input




#### Truth Table of NOR

- ab q 00 1 01 0 10 0
- 11 0


The feedback loop is in a stable state; The output value is kept – even if the "set" input is set to 0


#### Truth Table of NOR

- ab q
- 00 1
- 010
- 0 0
- 10 0
- 11 0



We set the "reset" input





# Combining Computation and Storage

• There are many ways to combine gates for computation and for storage

 $\rightarrow$  It has turned out that only few scale to large circuit designs

 Nearly all digital circuits are built as synchronous circuits with a global clock signal


→ These circuits don't use latches as storage, but Flip-Flops that are connected to a clock signal

 $\rightarrow$  This course focuses on synchronous circuits only


There is also a design methodology for asynchronous circuits (self-timed circuits), but they are a nice topic

#### Flip-Flop based on CMOS Gates






Note: A flip-flop simply consists of two latches




#### Naming Conventions

• Flip-Flop: A 1-bit storage sampling data on the rising clock edge


• Register: An n-bit storage sampling data on the rising clock edge




## Sequential Logic Splits Time in Discrete Slices




- We call this time between two rising clock edges also "clock period".
- On the rising clock edge the "next value" of every flip flop becomes the "preset value"





#### SystemVerilog




## Let's Build This in SystemVerilog

• See example con03.02\_addsub

https://extgit.iaik.tugraz.at/con/examples-2023.git

# Coding Guidelines in SystemVerilog



# SystemVerilog: Blocking vs. Non-Blocking Assignments

- Blocking Assignments (=) are done immediately and impact the subsequent operations. The following operations are only executed after the assignment has been completed.
- Non-Blocking Assignments (<=) do not impact subsequent operations in the same always block. These assignments describe parallel behaviour. Using them for FFs means describing the output of the FFs after the next rising clock edge

See example con03.03\_blocking\_vs\_nonblocking

https://extgit.iaik.tugraz.at/con/examples-2023.git

Do not write code like in this example!

Do not mix blocking and nonblocking assignments in the same always block

#### Another Note on SystemVerilog

• The synthesis tool builds exactly what you describe – be careful not to create latches in your combinational circuit

 $\rightarrow$  CHECK what happens, if you remove the else branch from the example

con01.03\_simple\_circuit\_with\_mux

https://extgit.iaik.tugraz.at/con/examples-2023.git

(You need to replace **always\_comb** by **always** @(\*) to see the creation of latches → the always\_comb statement of SystemVerilog helps to avoid latches in com)

# Summary of CON SystemVerilog Coding Style

- Suffix \_0 for module outputs, \_i for module inputs
- Register variables with suffix \_p for present and \_n for next value
- Array range with [MSB:LSB], like e.g. [31:0]
- Clocked processes use non-blocking (<=) others use blocking assignments (=)
- Clocked processes only update registers, everything else has to be done in combinational blocks
- Filename corresponds to module name: module MyDesign in file mydesign.sv
- Module instantiation always with named assignments (.A(C))
- With significant implications beyond style:
  - Always use default assignments (e.g. state\_n = state\_p)
  - Always use default branches (default:) in case statements


 $\rightarrow$  If you do not assign the output of a combinational block for all input conditions, latches are created for data storage!

# The Clock Frequency

• Can we increase the clock frequency arbitrarily?

• The clock frequency is limited by the time the combinational circuit needs to compute its outputs.

• The critical path is the path with the longest propagation delay in the combinational circuit. It defines the maximum clock rate




# Temperature, Power Consumption

• The higher the temperature, the slower the transistors become and the lower becomes the maximum clock rate

→ The lower the temperature, the higher clock rates are possible

- Why does a CPU produce heat?
  - Every time a logic gate switches, NMOS and PMOS transistors are open at the same time → there is a short current.
  - Upon a switch, there is also current flowing to charge and discharge parasitics
  - $\rightarrow$  The more transistors are switching, the more heat is produced





# Clock Frequency Too High


What happens, if the clock frequency is too high?

• The circuit stores an intermediate state of the combinational circuit in the registers.

The intermediate state depends on the physical layout, the temperature, fabrication details, ... → hard to predict; overclocking a processor too much typically leads to a crash

#### Observations

 What we have discussed the basics of combinational and sequential circuits



 In order to build large systems composed of registers and combinational logic, we need a structured approach and more tools and theory to describe our systems

www.iaik.tugraz.at


#### **State Machines**

#### Finite State Machines (FSMs)


- FSMs are the "work horse" in digital systems.
- We look at "synchronous" FSMs only:
  - The "clock signal" controls the action over time
- FSMs can be described with different "views":
  - The functional view with the "state diagram"
  - The timing view with the "timing diagram"
  - The structural view with the "logic circuit diagram"
  - The behavioral view with "SystemVerilog"

#### Finite State Machine (= automaton)

- A synchronous FSM is clocked by a clock signal ("clk")
- In each clock period, the machine is in a defined (current) **state**.
- With each rising edge of the clock signal, the machine advances to a defined next state.




The sequence of states can be defined in a state diagram.





#### State diagram:




We denote the states with circles and give them **symbolic names**, e.g. A, B, and C.




www.iaik.tugraz.at

## State diagram:




# We define one of the states as the **initial state**.

#### In the beginning...



Initially, i.e. shortly after switching on the FSM and before the first rising edge of clock, there is the initial period. In this period, the FSM is in the "initial state".


#### State diagram:



With arrows we define the sequence of states.

The sequence of states can also be defined in a state transition table.


present	next
state	state
A	В
В	С
C	А



# FSMs typically also have **inputs** influencing the transition to the next state

next state = f(state, input)


In this example we see that the one-bit input "in" influences the choice of the state after B.



FSMs typically also have inputs influencing the transition to the next state next state = f(state, input)


In this example we see that the one-bit input "in" influences the choice of the state after B.


The following state can also be the same as the current state.




### The State Transition Table

present state	in	next state
A	0	B
A	1	B
B	0	A
B	1	C
C	0	A
C	1	C








## FSMs typically also have **outputs**

In this example the outputs are a function of the state. We write the output values into the circles.

We call such machines also "Moore machines":






# We define the outputs with the "output function"


**Moore machines:** 

output = f(state)


state	output
A	4
В	3
C	2




### Timing Diagram – Example 3



### Mapping a State Diagram to Hardware




### Essence of Moore Machines



## State Encoding


We use binary enconding  $\rightarrow$  we need two bits to encode the three states A, B, C

state	encoding
A	00
В	01
C	10



## State Transition Table

present state	in	next state
A A B	0 1 0	B B A
В	1	С
С	0	А
С	1	C




# "11" does not exist: We use "Don't Care" as the following state


1 -	esent s0	in	nex s1	t s0
0	0	0	0	1
0	0	1	0	1
0	1	0	0	0
0	1	1	1	0
1	0	0	0	0
1	0	1	1	0
1	1	0	Х	X
1	1	1	X	X

next s0 = ((~s1) & (~s0) & (~in)) | ((~s1) & (~s0) & in )


next s1 = ((~s1) & s0 & in) | (s1 & (~s0) & in)




### **Output Function**




### Structural diagram of the FSM




### Essence of Moore Machines the state is stored in a register




### Essence of Moore Machines the state is stored in a register



### Essence of Moore Machines the state is stored in a register




#### Essence of Moore Machines With the next-state function f we compute the next state: next state = f(state, input)




### Essence of Moore Machines


# With the output function we compute the output values:

output = g(state)



### Implementation with Digital






58

## Modeling with SystemVerilog


See example con03.04\_moore\_fsm



# There exist 2 types of machines - check out the LITTLE but IMPORTANT difference


- Moore Machines
  - next state = function of present state and input
  - output = function of present state
- Mealy Machines
  - next state = function of present state and input
  - output = function of present state and input

### Essence of **Moore** Machines




## Essence of Mealy Machines

#### output = g(state, input)



### An example for a Mealy Machine


We write the **output values** next to the transition arrows, since the output depends not only on the state, but can also depend on the input.




## The output function

#### The output function can be derived from the state diagram. output = g(state, input)

state	in	output
A	0	4
A	1	4
В	0	3
В	1	1
C	0	2
C	1	0




## Timing diagram



Note how the value of "in" immediately influences the value of "out".

### Modeling with SystemVerilog


See example con03.05\_mealy\_fsm




### We can combine machines

- Combining Moore Machines causes no problem. We get another Moore Machine.
- Combining a Moore Machine with a Mealy Machine causes also no problem. We get a Moore Machine or a Mealy Machine.
- Combining two Mealy Machines can cause troubles: One needs to avoid combinational loops!


# The combination of two Moore Machines creates again a (more complex) Moore Machine




# We can even connect More Machines in a loop-like fashion




The combination of a Moore Machine with a Mealy Machine creates a Moore Machine or a Mealy Machine




The combination of a Moore Machine with a Mealy Machine creates a Moore Machine or a Mealy Machine



The combination of two Mealy Machines is "dangerous": You need to avoid "combinational loops"



## The combination of two Mealy Machines is "dangerous": You need to avoid "combinational loops"



#### Summary

Not for every circuit the modelling as Moore/Mealy Machine is the best.


- All digital logic can in principle be built with Moore Machines and Mealy Machines.
- You go from one representation to the other (in both directions from each representation to each other):

State Diagram – Timing Diagram – SystemVerilog Code – Circuit Diagram

www.iaik.tugraz.at

## **Separating Control and Data Path**

#### Rembember our AddSub Machine



```
logic [3:0] value_p, value_n;
// sequential logic
always_ff @(posedge clk_i or posedge reset_i) begin
    value_p <= value_n;
    if (reset_i == 1) begin
        value_p <= 0;
    end
end
```

```
// combinational logic
always_comb begin
    value_n = value_p + 1;
    if (addsub_i == 1) begin
        value_n = value_p - 1;
    end
```

#### end

```
// combinational logic / output logic
always_comb begin
    out_o = value_p;
end
```

77

#### Our AddSub Machine is a Datapath

- A Datapath "contains everything that is related to data processing"
  - consists of
    - Functional units doing computations
    - Data registers
    - Wires and multiplexers connecting the registers und functional units
  - takes as Inputs
    - Control signals defining "which computations are performed and where data is stored"
  - provides as outputs
    - Data values and derived data values (e.g. overflow, underflow, result of compares, ...)

#### → Often visualized based on block diagrams; state diagrams are not suitable

#### Control Units are the Counterpart

- A Control Unit/Controller/FSM "contains everything that is related managing what happens when and under what condition"
  - consists of
    - Next-state logic
    - State registers
    - Wires connecting the nextstate logic and registers
  - takes as inputs
    - Control signals and status flags (system conditions)
  - provides as outputs
    - Control signals connected to a data path taking them as input
- $\rightarrow$  Best visualized based on state diagrams

#### Control Unit

 State machine generating control signals for the data path



"Piano Player"

#### Data Path

- Contains all functional units and registers related to data processing
- Receives control signals to perform operations on the data.
- Provides status signals to the controlrelated data to the control unit



"Piano"

#### Mapping to SystemVerilog Control Unit Data Path

- Always\_comb Block describing nextstate logic
- Always\_FF Block describing the state registers

- Always\_comb Block describing the functional units of the data path
- Always\_FF Block describing the data registers

Depending on the implemented system, it is useful to implement the "always blocks" of control and data separate or together

**IMPORTANT Announcement:** No points will be reduced in Task 1 if there is a joint always\_comb and a joint always\_FF block for control and data

www.iaik.tugraz.at


## **Algorithmic State Machines**


(Modelling Control and Data Path in a Single Graph)


81

#### Algorithmic State Machines (ASMs)

- ASMs are a useful extension to finite state machines
- ASMs allow to specify a system consisting of a data path together with its control logic
- All FSM state diagrams have an equivalent ASM diagram








# Adding the Datapath Using Register-Transfer Statements


- Register-transfer statements define the change of a value stored in a register of the data path
- Values in registers can only change at the active (= rising) edge of clock.
- "Register-transfer statements" with a "left arrow" (" $\leftarrow$ ")
- Example: "a ← x" means that the value in the register "a" gets the value of "x" at the "next" active (= rising) edge of clock.

#### "=" versus "←" in an ASM


- The symbols "=" versus "←" in an ASM align with the symbols "=" and "<=" in Systemverilog</li>
  - With the equal sign ("=") we denote that the output of the FSM has a certain value during a particular state (SystemVerilog: output logic combinational)
  - With the left-arrow ("←") we denote a register-transfer statement: The register value left of the arrow changes to whatever is defined right of the arrow upon the next active (= rising) edge of clock.

#### ASM Diagram With two Register-Transfer Statements





## Several register-transfer statements can be specified within one state




The values stored in register X and register Y become 0 at the state transition from state A to state B.

The value in register X does not change upon leaving state B. The value stored in register Y gets the value of register X upon leaving state B.

The value in register X gets incremented at the state transition following state C.

## Several register-transfer statements can be specified within one state



The values stored in register X and register Y become 0 at the state transition from state A to state B.

The value in register X does not change upon leaving state B. The value stored in register Y gets the value of register X upon leaving state B.


The value in register X gets incremented at the state transition following state C. Register Y gets the "old" value from X; i.e the value before X gets incremented.

#### Example in SystemVerilog

#### See example con03.06\_asm\_generic\_example


https://extgit.iaik.tugraz.at/con/examples-2023.git

#### Example 2 A "Simple Calculator"



#### Simple\_calc

- Reads two inputs via the input port input\_data\_i (Read is done one after the other in the clock cycles when input\_data\_valid\_i == 1)
- 2. Performs one out of four operations on the inputs (add,sub, shl, shr) selected by op\_sel\_i
- 3. Provides the result at result\_o for one clock cycle (result\_valid\_o is set during this clock cycle)
- 4. It provides a blinking LED output in case the result is zero and then starts from the beginning



#### Example in SystemVerilog


#### See example con03.07\_simple\_calc

https://extgit.iaik.tugraz.at/con/examples-2023.git


www.iaik.tugraz.at

## Synthesis of the Data Path and its Control Signals


#### The Interface Between Control and Data Path



#### Register-Transfer Statements Define the Data Path



#### Register-Transfer Statements Define the Data Path



#### Operations for register X


Case 0:	x ← x
Case 1:	X ← X+ 1
Case 2:	x ← 0

We need to distinguish between 3 cases.

 $\rightarrow$  A one bit control signal is not enough. We need two control signals.


# Control Signals and Datapath for the Actions on Register X

clrxincxaction00 $X \leftarrow X$ 01 $X \leftarrow X+1$ 10 $X \leftarrow 0$ 




# Control Signals and Datapath for the Actions on Register Y


clryldyaction00 $Y \leftarrow Y$ 01 $Y \leftarrow X$ 10 $Y \leftarrow 0$ 



Register-transfer statements become assignment of control signals in the controller



#### Separated Control & Datapath



# // registers of the data path always\_ff @(posedge clk\_i or posedge reset\_i) begin if (reset\_i) begin x\_p <= 3'b000; y\_p <= 3'b000; end else begin x\_p <= x\_n; y\_p <= y\_n; end end</pre>

// Combinational logic of the data path
always\_comb begin

x\_n = x\_p;


 $y_n = y_p;$ 

// operations for register X
if (incx)
 x\_n = x\_p +1;

if (clrx) x\_n = 3'b000;

// operations for register Y
if (ldy)
 y n = x p;

if (clry) y\_n = 3'b000; end



#### Example in SystemVerilog

See example con03.08\_asm\_generic\_example\_with\_separate\_datapath

https://extgit.iaik.tugraz.at/con/examples-2023.git