Network on a chip

Elias Vögel 22.11.2023



Introduction

"Route packets, not wires!"

NoC routing & switching

Challenges

Implementations

# Introduction

- > 1970s: Room- to rack-level systems
- > 1980s: Rack- to board-level systems
- > 1990s: Board- to chip-level systems
  - System-on-chip
- > What is the next step?

- > Connecting different IP cores
- > SoC rely on: [1]
  - > Central bus or multi-bus
  - > Point-to-point connections

#### SoC communication structures



Figure 1: SoC communication structures [2]

### Relative delay vs. increasing technology

With smaller technologies:

- Gate delays decrease
- Local wire delays decrease
- Global wire delays increase



Figure 2: Relative delay vs process technology node [2]

- SoC technology advances: computation gets cheaper & communication gets harder [2]
  - > Every IP core attached to bus adds parasitic capacity
  - > Smaller technologies increase delay via bus
  - > Bottleneck bus arbitration
  - > Bandwidth limited/shared for all bus nodes
  - > Bus timing gets harder (synchronization of whole chip)
- > Idea: use concepts of computer networks for SoCs: network-on-chip

"Route packets, not wires!"

- > More than one definition [2]
- > NoC is a subset of SoC
  - Data-forwarding communication structure
- > NoC is an extension of SoC
  - Broader definition, also including application and system architecture

- + Switching network as a main communication topology in SoC
- + Point-to-point connections between routers
- + Local performance not affected by scaling
- + Pipelining possible as point-to-point connections between routers
- Overhead for network switching and contention
- Wrapper for some IP cores necessary

#### **NoC** communication structure



Figure 3: NoC communication structure [2]

## **NoC** topologies



Figure 4: Different NoC topologies [3]

# NoC routing & switching

- > Static routing
  - > Fixed paths between sources and destinations
  - > Simple router logic
  - > Router load not considered
- > Dynamic routing
  - > Routing decisions based on current state of network
  - > Traffic can be routed more efficiently
  - > Limited effectiveness due to limited knowledge of global network state
  - > Complex router logic

- > Circuit switching
  - > Establishing physical path between source and destination
  - > Low latency transfers
  - > Full bandwith utilization leads to wasted links
- > Packet switching
  - > No link reservation
  - > Different packets, different delays
  - > Quality of service difficult to guarantee (contention)

- > Controls how network resources are allocated
- > Bufferless flow control
  - > More latency, less throughput
  - > Mainly for circuit switched network
- > Buffered flow control
  - > Mainly for packet switched networks

Challenges

- > Links: serial or parallel?
- > Router architecture: which routing protocol? cost-effectiveness vs. performance?
- > Area: switching protocol? buffer/link sizing? topology?
- > Latency: packetization, routing protocol overhead, topology?
- > Power consumption: power of routing blocks, redundancy?

# Implementations

- > FlexNoC [5]
- > Ncore (cache coherent) [6]
- > XPIPES [7]

- > Regular network simulators (f.e. OMNET, Opnet, NS2)
- > Dedicated NoC simulators (f.e. Java NoC Simulator, Nirgam, Noxim, etc.)
- > NoC model in full system simulator (f.e. GARNET)

- > 3D NoC for 3D integration technology
- > Power efficiency

# References

- P. Guerrier and A. Greiner, A generic architecture for on-chip packet-switched interconnections, in Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), Mar. 2000, pp. 250–256. DOI: 10.1109/DATE.2000.840047. [Online]. Available: https://ieeexplore.ieee.org/document/840047 (visited on 11/19/2023).
- T. Bjerregaard and S. Mahadevan, A survey of research and practices of Network-on-chip, en, ACM Computing Surveys, vol. 38, no. 1, p. 1, Jun. 2006, ISSN: 0360-0300, 1557-7341. DOI: 10.1145/1132952.1132953. [Online]. Available: https://dl.acm.org/doi/10.1145/1132952.1132953 (visited on 11/19/2023).

#### References ii

- [3] I. A. Alimi, R. K. Patel, O. Aboderin, *et al.*, Network-on-Chip Topologies: Potentials, Technical Challenges, Recent Advances and Research Direction, en, in Network-on-Chip - Architecture, Optimization, and Design Explorations, IntechOpen, Apr. 2021, ISBN: 978-1-83968-158-5. DOI: 10.5772/intechopen.97262.
  [Online]. Available: https://www.intechopen.com/chapters/76266 (visited on 11/20/2023).
- [4] A. Agarwal and R. Shankar, Survey of Network on Chip (NoC) Architectures & Contributions, Journal of Engineering, Computing and Architecture, vol. 3, Jan. 2009.
- [5] ARTERIS, FlexNoC 5 Interconnect IP Arteris, [Online]. Available: https://www.arteris.com/products/non-coherent-noc-ip/flexnoc/ (visited on 11/22/2023).

### References iii

- [6] ARTERIS, Ncore Cache Coherent Interconnect IP Arteris, [Online]. Available: https://www.arteris.com/products/coherent-noc-ip/ncore/ (visited on 11/22/2023).
- [7] D. Bertozzi and L. Benini, Xpipes: A network-on-chip architecture for gigascale systems-on-chip, IEEE Circuits and Systems Magazine, vol. 4, no. 2, pp. 18–31, 2004, Conference Name: IEEE Circuits and Systems Magazine, ISSN: 1558-0830. DOI: 10.1109/MCAS.2004.1330747. [Online]. Available: https://ieeexplore.ieee.org/document/1330747 (visited on 11/20/2023).
- [8] T. P. F. e. Fizardo and R. Z. Dias, State of art of Network on Chip, in 2019 2nd International Conference on Signal Processing and Communication (ICSPC), Mar. 2019, pp. 64–69. DOI: 10.1109/ICSPC46172.2019.8976501. [Online]. Available: https://ieeexplore.ieee.org/document/8976501 (visited on 11/20/2023).

 W. Dally and B. Towles, Route packets, not wires: On-chip interconnection networks, en, in Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232), Las Vegas, NV, USA: ACM, 2001, pp. 684–689, ISBN: 978-1-58113-297-7. DOI: 10.1109/DAC.2001.935594. [Online]. Available: https://ieeexplore.ieee.org/document/935594 (visited on 11/19/2023).