Device Usage Page (usage_statistics_webtalk.html)

This HTML page displays the device usage statistics that will be sent to Xilinx.
To see the actual file transmitted to Xilinx, please click here.


software_version_and_target_device
betaFALSE build_version3064766
date_generatedMon Nov 6 05:54:50 2023 os_platformLIN64
product_versionVivado v2020.2 (64-bit) project_id5622309cf07a428893ca36aaeb3cc5d4
project_iteration82 random_id76364587b7aa50aa809411ddc6d7754e
registration_id212214910_0_0_403 route_designTRUE
target_devicexc7z020 target_familyzynq
target_packageclg400 target_speed-1
tool_flowVivado

user_environment
cpu_nameIntel(R) Core(TM) i5-6200U CPU @ 2.30GHz cpu_speed2400.000 MHz
os_nameUbuntu os_releaseUbuntu 20.04.6 LTS
system_ram20.000 GB total_processors1

vivado_usage
gui_handlers
abstractsearchablepanel_show_search=1 addresstreetablepanel_address_tree_table=1 addsrcwizard_specify_or_create_constraint_files=2 addsrcwizard_specify_simulation_specific_hdl_files=2
applyrsbmultiautomationdialog_checkbox_tree=1 basedialog_apply=3 basedialog_cancel=34 basedialog_no=3
basedialog_ok=567 basedialog_yes=120 basereporttab_rerun=5 boardchooser_board_rev=1
boardchooser_board_table=2 boardchooser_name=1 boardchooser_reset_all_filters=1 boardchooser_update_board_repositories=3
boardchooser_vendor=3 clkconfigtreetablepanel_clk_config_tree_table=10 cmdmsgdialog_ok=24 commandsinput_type_tcl_command_here=76
confirmsavetexteditsdialog_no=2 constraintschooserpanel_add_files=1 constraintschooserpanel_create_file=1 coretreetablepanel_core_tree_table=21
createconstraintsfilepanel_file_name=2 createsrcfiledialog_file_name=11 exploreaheadview_launch_selected_runs=1 exploreaheadview_reset_selected_runs=1
exploreaheadview_show_percentage=2 exprunmenu_launch_runs=1 exprunmenu_launch_step=1 expruntreepanel_exp_run_tree_table=24
filesetpanel_file_set_panel_tree=1969 flownavigatortreepanel_flow_navigator_tree=380 flownavigatortreepanel_reset_synthesis_run=4 fpgachooser_reset_all_filters=1
gettingstartedview_open_project=13 graphicalview_zoom_fit=187 graphicalview_zoom_in=507 graphicalview_zoom_out=87
hcodeeditor_close=13 hcodeeditor_search_text_combo_box=17 hjfilechooserrecentlistpreview_recent_directories=3 hpopuptitle_close=3
instancemenu_floorplanning=2 ipstatussectionpanel_upgrade_selected=3 ipstatustablepanel_ip_status_table=4 launchpanel_generate_scripts_only=1
launchpanel_launch_runs_on_local_host=1 logmonitor_monitor=58 logpanel_log_navigator=6 mainmenumgr_checkpoint=168
mainmenumgr_constraints=16 mainmenumgr_design_hubs=7 mainmenumgr_edit=16 mainmenumgr_export=268
mainmenumgr_file=446 mainmenumgr_flow=8 mainmenumgr_help=10 mainmenumgr_import=78
mainmenumgr_ip=169 mainmenumgr_open_recent_file=1 mainmenumgr_open_recent_project=11 mainmenumgr_project=187
mainmenumgr_reports=26 mainmenumgr_simulation_waveform=7 mainmenumgr_text_editor=174 mainmenumgr_tools=16
mainmenumgr_view=6 mainmenumgr_window=70 mainwinmenumgr_layout=13 msgtreepanel_message_severity=2
msgtreepanel_message_view_tree=67 msgview_clear_messages_resulting_from_user_executed=23 msgview_critical_warnings=7 msgview_error_messages=1
msgview_information_messages=11 msgview_warning_messages=13 navigabletimingreporttab_timing_report_navigation_tree=41 netlisttreeview_netlist_tree=32
newexporthardwaredialog_include_bitstream=44 numjobschooser_number_of_jobs=1 openfileaction_ok=1 pacommandnames_about=2
pacommandnames_add_sources=28 pacommandnames_auto_connect_target=20 pacommandnames_auto_update_hier=73 pacommandnames_close_hardware_design=2
pacommandnames_close_project=4 pacommandnames_create_hardware_dashboards=1 pacommandnames_create_top_hdl=4 pacommandnames_design_runs_window=16
pacommandnames_exit=2 pacommandnames_export_bitstream_files=3 pacommandnames_export_hardware=84 pacommandnames_fileset_window=4
pacommandnames_goto_instantiation=2 pacommandnames_impl_settings=1 pacommandnames_launch_hardware=91 pacommandnames_license_manage=2
pacommandnames_new_project=4 pacommandnames_open_hardware_manager=8 pacommandnames_open_project=3 pacommandnames_open_target_wizard=1
pacommandnames_project_summary=4 pacommandnames_report_ip_status=6 pacommandnames_reports_window=8 pacommandnames_run_bitgen=1
pacommandnames_save_rsb_design=4 pacommandnames_save_rsb_design_as=3 pacommandnames_set_as_top=23 pacommandnames_simulation_live_restart=15
pacommandnames_simulation_live_run=80 pacommandnames_simulation_relaunch=123 pacommandnames_simulation_reset=1 pacommandnames_simulation_reset_behavioral=5
pacommandnames_simulation_reset_post_implementation_timing=1 pacommandnames_simulation_run=1 pacommandnames_simulation_run_behavioral=52 pacommandnames_simulation_run_post_implementation_functional=1
pacommandnames_simulation_run_post_synthesis_functional=1 pacommandnames_toggle_view_nav=25 pacommandnames_write_config_memory_file=1 pacommandnames_zoom_fit=6
pacommandnames_zoom_in=10 pacommandnames_zoom_out=1 pathreporttableview_description=32 paviews_code=120
paviews_device=7 paviews_ip_catalog=1 paviews_path_table=4 paviews_project_summary=95
paviews_system=5 planaheadtab_refresh_changed_modules=134 planaheadtab_show_flow_navigator=24 primitivesmenu_color=2
primitivesmenu_highlight_leaf_cells=6 programdebugtab_open_target=2 programoptionspanelimpl_strategy=2 progressdialog_background=306
progressdialog_cancel=8 projecttab_close_design=7 projecttab_reload=3 quickhelp_help=1
rdicommands_copy=3 rdicommands_cut=1 rdicommands_delete=34 rdicommands_paste=1
rdicommands_properties=1 rdicommands_save_file=3 rdicommands_waveform_new_configuration=1 rdicommands_waveform_save_configuration=7
rdiviews_waveform_viewer=737 removesourcesdialog_also_delete=8 reportipstatusinfodialog_report_ip_status=1 reporttimingsummarydialog_group=6
reportutiltab_report_utilization_navigation_tree=1 rsbapplyautomationbar_run_block_automation=2 rsbapplyautomationbar_run_connection_automation=3 rungadget_show_warning_and_error_messages_in_messages=4
saveblockdesignasdialog_design_name=3 saveprojectutils_reload=1 saveprojectutils_save=5 selectmenu_highlight=3
selectmenu_mark=1 settingsdialog_project_tree=5 settingsprojectgeneralpage_choose_device_for_your_project=1 simpleoutputproductdialog_generate_output_products_immediately=3
simpleoutputproductdialog_synthesize_design_globally=1 simulationobjectspanel_simulation_objects_tree_table=84 simulationscopespanel_simulate_scope_table=110 srcchooserpanel_add_directories=1
srcchooserpanel_add_hdl_and_netlist_files_to_your_project=18 srcchooserpanel_add_or_create_source_file=1 srcchooserpanel_create_file=12 srcmenu_ip_documentation=3
srcmenu_ip_hierarchy=92 srcmenu_refresh_hierarchy=4 stalerundialog_open_design=1 stalerundialog_yes=3
statemonitor_reset_run=1 syntheticagettingstartedview_recent_projects=33 syntheticastatemonitor_cancel=7 systembuildermenu_add_ip=2
systembuildermenu_ip_documentation=3 systembuilderview_expand_collapse=3 systembuilderview_orientation=3 systembuilderview_pinning=5
systemtab_report_ip_status=1 systemtreeview_system_tree=7 taskbanner_close=110 tclconsoleview_tcl_console_code_editor=39
timingitemflattablepanel_table=26 touchpointsurveydialog_no=1 upgradepartdialog_select_new_part_in_current_installation=1 utilizationhierviewtreetablepanel_table(hierarchy)=21
waveformnametree_waveform_name_tree=109 waveformview_goto_cursor=1 waveformview_goto_time_0=2
java_command_handlers
addsources=28 autoconnecttarget=20 closedesign=2 closeproject=5
coreview=3 createtophdl=4 customizecore=5 customizersbblock=7
editdelete=55 editpaste=4 editproperties=1 editundo=1
exportbitfile=3 fileexit=2 helpabout=2 launchopentarget=1
launchxhubdownloader=1 newexporthardware=84 newlaunchhardware=89 newproject=4
openhardwaremanager=30 openproject=16 openrecenttarget=7 projectsummary=4
recustomizecore=12 reportdrc=1 reportipstatus=8 reporttimingsummary=8
reportutilization=22 runbitgen=128 runimplementation=9 runsynthesis=9
savefileproxyhandler=7 saversbdesign=4 saversbdesignas=2 settopnode=23
showsource=2 showview=55 simulationrelaunch=110 simulationrestart=14
simulationrun=60 simulationrunfortime=76 toggleviewnavigator=24 toolssettings=4
updateregid=2 upgradeip=3 viewtaskimplementation=14 viewtaskprogramanddebug=1
viewtaskprojectmanager=8 viewtasksynthesis=3 waveformnewconfiguration=1 waveformsaveconfiguration=10
zoomfit=6 zoomin=10 zoomout=1
other_data
guimode=66
project_data
constraintsetcount=1 core_container=false currentimplrun=impl_3 currentsynthesisrun=synth_1
default_library=xil_defaultlib designmode=RTL export_simulation_activehdl=17 export_simulation_ies=17
export_simulation_modelsim=17 export_simulation_questa=17 export_simulation_riviera=17 export_simulation_vcs=17
export_simulation_xsim=17 implstrategy=Vivado Implementation Defaults launch_simulation_activehdl=0 launch_simulation_ies=0
launch_simulation_modelsim=5 launch_simulation_questa=0 launch_simulation_riviera=0 launch_simulation_vcs=0
launch_simulation_xsim=464 simulator_language=Mixed srcsetcount=9 synthesisstrategy=Vivado Synthesis Defaults
target_language=Verilog target_simulator=XSim totalimplruns=8 totalsynthesisruns=6

unisim_transformation
post_unisim_transformation
bibuf=130 bufg=1 carry4=40 dsp48e1=10
fdre=1061 fdse=22 gnd=43 lut1=38
lut2=54 lut3=268 lut4=143 lut5=100
lut6=219 muxf7=32 ps7=1 ramb36e1=2
ramd64e=50 srl16e=19 srlc32e=47 vcc=39
pre_unisim_transformation
bibuf=130 bufg=1 carry4=40 dsp48e1=10
fdre=1061 fdse=22 gnd=43 lut1=38
lut2=54 lut3=268 lut4=143 lut5=100
lut6=219 muxf7=32 ps7=1 ram64m=12
ram64x1d=1 ramb36e1=2 srl16e=19 srlc32e=47
vcc=39

power_opt_design
command_line_options_spo
-cell_types=default::all -clocks=default::[not_specified] -exclude_cells=default::[not_specified] -include_cells=default::[not_specified]
usage
bram_ports_augmented=0 bram_ports_newly_gated=0 bram_ports_total=4 flow_state=default
slice_registers_augmented=0 slice_registers_newly_gated=0 slice_registers_total=940 srls_augmented=0
srls_newly_gated=0 srls_total=64

ip_statistics
ComputeCoreWrapper/1
core_container=NA iptotal=1 x_ipcorerevision=1 x_iplanguage=VERILOG
x_iplibrary=module_ref x_ipname=ComputeCoreWrapper x_ipproduct=Vivado 2020.2 x_ipsimlanguage=MIXED
x_ipvendor=xilinx.com x_ipversion=1.0
IP_Integrator/1
bdsource=USER core_container=NA iptotal=1 maxhierdepth=0
numblks=7 numhdlrefblks=1 numhierblks=2 numhlsblks=0
numnonxlnxblks=1 numpkgbdblks=0 numreposblks=5 numsysgenblks=0
synth_mode=OOC_per_IP x_iplanguage=VERILOG x_iplibrary=BlockDiagram x_ipname=cryptoprocessor
x_ipvendor=xilinx.com x_ipversion=1.00.a
axi_protocol_converter_v2_1_22_axi_protocol_converter/1
c_axi_addr_width=32 c_axi_aruser_width=1 c_axi_awuser_width=1 c_axi_buser_width=1
c_axi_data_width=32 c_axi_id_width=12 c_axi_ruser_width=1 c_axi_supports_read=1
c_axi_supports_user_signals=0 c_axi_supports_write=1 c_axi_wuser_width=1 c_family=zynq
c_ignore_id=0 c_m_axi_protocol=2 c_s_axi_protocol=1 c_translation_mode=2
core_container=NA iptotal=1 x_ipcorerevision=22 x_iplanguage=VERILOG
x_iplibrary=ip x_ipname=axi_protocol_converter x_ipproduct=Vivado 2020.2 x_ipsimlanguage=MIXED
x_ipvendor=xilinx.com x_ipversion=2.1
blk_mem_gen_v8_4_4/1
c_addra_width=10 c_addrb_width=10 c_algorithm=1 c_axi_id_width=4
c_axi_slave_type=0 c_axi_type=1 c_byte_size=9 c_common_clk=1
c_count_18k_bram=0 c_count_36k_bram=2 c_ctrl_ecc_algo=NONE c_default_data=0
c_disable_warn_bhv_coll=0 c_disable_warn_bhv_range=0 c_elaboration_dir=./ c_en_deepsleep_pin=0
c_en_ecc_pipe=0 c_en_rdaddra_chg=0 c_en_rdaddrb_chg=0 c_en_safety_ckt=0
c_en_shutdown_pin=0 c_en_sleep_pin=0 c_enable_32bit_address=0 c_est_power_summary=Estimated Power for IP _ 10.882749 mW
c_family=zynq c_has_axi_id=0 c_has_ena=0 c_has_enb=0
c_has_injecterr=0 c_has_mem_output_regs_a=0 c_has_mem_output_regs_b=0 c_has_mux_output_regs_a=0
c_has_mux_output_regs_b=0 c_has_regcea=0 c_has_regceb=0 c_has_rsta=0
c_has_rstb=0 c_has_softecc_input_regs_a=0 c_has_softecc_output_regs_b=0 c_init_file=BRAM64_1024.mem
c_init_file_name=no_coe_file_loaded c_inita_val=0 c_initb_val=0 c_interface_type=0
c_load_init_file=0 c_mem_type=1 c_mux_pipeline_stages=0 c_prim_type=1
c_read_depth_a=1024 c_read_depth_b=1024 c_read_latency_a=1 c_read_latency_b=1
c_read_width_a=64 c_read_width_b=64 c_rst_priority_a=CE c_rst_priority_b=CE
c_rstram_a=0 c_rstram_b=0 c_sim_collision_check=ALL c_use_bram_block=0
c_use_byte_wea=0 c_use_byte_web=0 c_use_default_data=0 c_use_ecc=0
c_use_softecc=0 c_use_uram=0 c_wea_width=1 c_web_width=1
c_write_depth_a=1024 c_write_depth_b=1024 c_write_mode_a=NO_CHANGE c_write_mode_b=READ_FIRST
c_write_width_a=64 c_write_width_b=64 c_xdevicefamily=zynq core_container=false
iptotal=1 x_ipcorerevision=4 x_iplanguage=VERILOG x_iplibrary=ip
x_ipname=blk_mem_gen x_ipproduct=Vivado 2020.2 x_ipsimlanguage=MIXED x_ipvendor=xilinx.com
x_ipversion=8.4
dist_mem_gen_v8_0_13/1
c_addr_width=6 c_default_data=0 c_depth=64 c_elaboration_dir=./
c_family=zynq c_has_clk=1 c_has_d=1 c_has_dpo=0
c_has_dpra=1 c_has_i_ce=0 c_has_qdpo=1 c_has_qdpo_ce=0
c_has_qdpo_clk=1 c_has_qdpo_rst=0 c_has_qdpo_srst=0 c_has_qspo=0
c_has_qspo_ce=0 c_has_qspo_rst=0 c_has_qspo_srst=0 c_has_spo=0
c_has_we=1 c_mem_init_file=no_coe_file_loaded c_mem_type=4 c_parser_type=1
c_pipeline_stages=0 c_qce_joined=0 c_qualify_we=0 c_read_mif=0
c_reg_a_d_inputs=0 c_reg_dpra_input=0 c_sync_enable=1 c_width=37
core_container=false iptotal=1 x_ipcorerevision=13 x_iplanguage=VERILOG
x_iplibrary=ip x_ipname=dist_mem_gen x_ipproduct=Vivado 2019.1 x_ipsimlanguage=MIXED
x_ipvendor=xilinx.com x_ipversion=8.0
proc_sys_reset/1
c_aux_reset_high=0 c_aux_rst_width=4 c_ext_reset_high=0 c_ext_rst_width=4
c_family=zynq c_num_bus_rst=1 c_num_interconnect_aresetn=1 c_num_perp_aresetn=1
c_num_perp_rst=1 core_container=NA iptotal=1 x_ipcorerevision=13
x_iplanguage=VERILOG x_iplibrary=ip x_ipname=proc_sys_reset x_ipproduct=Vivado 2020.2
x_ipsimlanguage=MIXED x_ipvendor=xilinx.com x_ipversion=5.0
processing_system7_v5.5_user_configuration/1
core_container=NA iptotal=1 pcw_apu_clk_ratio_enable=6:2:1 pcw_apu_peripheral_freqmhz=650
pcw_armpll_ctrl_fbdiv=26 pcw_can0_grp_clk_enable=0 pcw_can0_peripheral_clksrc=External pcw_can0_peripheral_enable=0
pcw_can0_peripheral_freqmhz=-1 pcw_can1_grp_clk_enable=0 pcw_can1_peripheral_clksrc=External pcw_can1_peripheral_enable=0
pcw_can1_peripheral_freqmhz=-1 pcw_can_peripheral_clksrc=IO PLL pcw_can_peripheral_freqmhz=100 pcw_cpu_cpu_pll_freqmhz=1300.000
pcw_cpu_peripheral_clksrc=ARM PLL pcw_crystal_peripheral_freqmhz=50 pcw_dci_peripheral_clksrc=DDR PLL pcw_dci_peripheral_freqmhz=10.159
pcw_ddr_ddr_pll_freqmhz=1050.000 pcw_ddr_hpr_to_critical_priority_level=15 pcw_ddr_hprlpr_queue_partition=HPR(0)/LPR(32) pcw_ddr_lpr_to_critical_priority_level=2
pcw_ddr_peripheral_clksrc=DDR PLL pcw_ddr_port0_hpr_enable=0 pcw_ddr_port1_hpr_enable=0 pcw_ddr_port2_hpr_enable=0
pcw_ddr_port3_hpr_enable=0 pcw_ddr_write_to_critical_priority_level=2 pcw_ddrpll_ctrl_fbdiv=21 pcw_enet0_enet0_io=MIO 16 .. 27
pcw_enet0_grp_mdio_enable=1 pcw_enet0_peripheral_clksrc=IO PLL pcw_enet0_peripheral_enable=1 pcw_enet0_peripheral_freqmhz=1000 Mbps
pcw_enet0_reset_enable=1 pcw_enet0_reset_io=MIO 9 pcw_enet1_grp_mdio_enable=0 pcw_enet1_peripheral_clksrc=IO PLL
pcw_enet1_peripheral_enable=0 pcw_enet1_peripheral_freqmhz=1000 Mbps pcw_enet1_reset_enable=0 pcw_enet_reset_polarity=Active Low
pcw_fclk0_peripheral_clksrc=ARM PLL pcw_fclk1_peripheral_clksrc=IO PLL pcw_fclk2_peripheral_clksrc=IO PLL pcw_fclk3_peripheral_clksrc=IO PLL
pcw_fpga0_peripheral_freqmhz=100 pcw_fpga1_peripheral_freqmhz=50 pcw_fpga2_peripheral_freqmhz=50 pcw_fpga3_peripheral_freqmhz=50
pcw_fpga_fclk0_enable=1 pcw_fpga_fclk1_enable=0 pcw_fpga_fclk2_enable=0 pcw_fpga_fclk3_enable=0
pcw_gpio_emio_gpio_enable=0 pcw_gpio_mio_gpio_enable=1 pcw_gpio_mio_gpio_io=MIO pcw_gpio_peripheral_enable=0
pcw_i2c0_grp_int_enable=0 pcw_i2c0_peripheral_enable=0 pcw_i2c0_reset_enable=0 pcw_i2c1_grp_int_enable=0
pcw_i2c1_peripheral_enable=0 pcw_i2c1_reset_enable=0 pcw_i2c_reset_polarity=Active Low pcw_io_io_pll_freqmhz=1000.000
pcw_iopll_ctrl_fbdiv=20 pcw_irq_f2p_mode=DIRECT pcw_m_axi_gp0_freqmhz=10 pcw_m_axi_gp1_freqmhz=10
pcw_nand_cycles_t_ar=1 pcw_nand_cycles_t_clr=1 pcw_nand_cycles_t_rc=11 pcw_nand_cycles_t_rea=1
pcw_nand_cycles_t_rr=1 pcw_nand_cycles_t_wc=11 pcw_nand_cycles_t_wp=1 pcw_nand_grp_d8_enable=0
pcw_nand_peripheral_enable=0 pcw_nor_cs0_t_ceoe=1 pcw_nor_cs0_t_pc=1 pcw_nor_cs0_t_rc=11
pcw_nor_cs0_t_tr=1 pcw_nor_cs0_t_wc=11 pcw_nor_cs0_t_wp=1 pcw_nor_cs0_we_time=0
pcw_nor_cs1_t_ceoe=1 pcw_nor_cs1_t_pc=1 pcw_nor_cs1_t_rc=11 pcw_nor_cs1_t_tr=1
pcw_nor_cs1_t_wc=11 pcw_nor_cs1_t_wp=1 pcw_nor_cs1_we_time=0 pcw_nor_grp_a25_enable=0
pcw_nor_grp_cs0_enable=0 pcw_nor_grp_cs1_enable=0 pcw_nor_grp_sram_cs0_enable=0 pcw_nor_grp_sram_cs1_enable=0
pcw_nor_grp_sram_int_enable=0 pcw_nor_peripheral_enable=0 pcw_nor_sram_cs0_t_ceoe=1 pcw_nor_sram_cs0_t_pc=1
pcw_nor_sram_cs0_t_rc=11 pcw_nor_sram_cs0_t_tr=1 pcw_nor_sram_cs0_t_wc=11 pcw_nor_sram_cs0_t_wp=1
pcw_nor_sram_cs0_we_time=0 pcw_nor_sram_cs1_t_ceoe=1 pcw_nor_sram_cs1_t_pc=1 pcw_nor_sram_cs1_t_rc=11
pcw_nor_sram_cs1_t_tr=1 pcw_nor_sram_cs1_t_wc=11 pcw_nor_sram_cs1_t_wp=1 pcw_nor_sram_cs1_we_time=0
pcw_override_basic_clock=0 pcw_pcap_peripheral_clksrc=IO PLL pcw_pcap_peripheral_freqmhz=200 pcw_pjtag_peripheral_enable=0
pcw_preset_bank0_voltage=LVCMOS 3.3V pcw_preset_bank1_voltage=LVCMOS 1.8V pcw_qspi_grp_fbclk_enable=1 pcw_qspi_grp_fbclk_io=MIO 8
pcw_qspi_grp_io1_enable=0 pcw_qspi_grp_single_ss_enable=1 pcw_qspi_grp_single_ss_io=MIO 1 .. 6 pcw_qspi_grp_ss1_enable=0
pcw_qspi_internal_highaddress=0xFCFFFFFF pcw_qspi_peripheral_clksrc=IO PLL pcw_qspi_peripheral_enable=1 pcw_qspi_peripheral_freqmhz=200
pcw_qspi_qspi_io=MIO 1 .. 6 pcw_s_axi_acp_freqmhz=10 pcw_s_axi_gp0_freqmhz=10 pcw_s_axi_gp1_freqmhz=10
pcw_s_axi_hp0_data_width=64 pcw_s_axi_hp0_freqmhz=10 pcw_s_axi_hp1_data_width=64 pcw_s_axi_hp1_freqmhz=10
pcw_s_axi_hp2_data_width=64 pcw_s_axi_hp2_freqmhz=10 pcw_s_axi_hp3_data_width=64 pcw_s_axi_hp3_freqmhz=10
pcw_sd0_grp_cd_enable=1 pcw_sd0_grp_cd_io=MIO 47 pcw_sd0_grp_pow_enable=0 pcw_sd0_grp_wp_enable=0
pcw_sd0_peripheral_enable=1 pcw_sd0_sd0_io=MIO 40 .. 45 pcw_sd1_grp_cd_enable=0 pcw_sd1_grp_pow_enable=0
pcw_sd1_grp_wp_enable=0 pcw_sd1_peripheral_enable=0 pcw_sdio_peripheral_clksrc=IO PLL pcw_sdio_peripheral_freqmhz=50
pcw_single_qspi_data_mode=x4 pcw_smc_peripheral_clksrc=IO PLL pcw_smc_peripheral_freqmhz=100 pcw_spi0_grp_ss0_enable=0
pcw_spi0_grp_ss1_enable=0 pcw_spi0_grp_ss2_enable=0 pcw_spi0_peripheral_enable=0 pcw_spi1_grp_ss0_enable=0
pcw_spi1_grp_ss1_enable=0 pcw_spi1_grp_ss2_enable=0 pcw_spi1_peripheral_enable=0 pcw_spi_peripheral_clksrc=IO PLL
pcw_spi_peripheral_freqmhz=166.666666 pcw_tpiu_peripheral_clksrc=External pcw_tpiu_peripheral_freqmhz=200 pcw_trace_grp_16bit_enable=0
pcw_trace_grp_2bit_enable=0 pcw_trace_grp_32bit_enable=0 pcw_trace_grp_4bit_enable=0 pcw_trace_grp_8bit_enable=0
pcw_trace_peripheral_enable=0 pcw_ttc0_clk0_peripheral_clksrc=CPU_1X pcw_ttc0_clk0_peripheral_freqmhz=133.333333 pcw_ttc0_clk1_peripheral_clksrc=CPU_1X
pcw_ttc0_clk1_peripheral_freqmhz=133.333333 pcw_ttc0_clk2_peripheral_clksrc=CPU_1X pcw_ttc0_clk2_peripheral_freqmhz=133.333333 pcw_ttc0_peripheral_enable=0
pcw_ttc1_clk0_peripheral_clksrc=CPU_1X pcw_ttc1_clk0_peripheral_freqmhz=133.333333 pcw_ttc1_clk1_peripheral_clksrc=CPU_1X pcw_ttc1_clk1_peripheral_freqmhz=133.333333
pcw_ttc1_clk2_peripheral_clksrc=CPU_1X pcw_ttc1_clk2_peripheral_freqmhz=133.333333 pcw_ttc1_peripheral_enable=0 pcw_ttc_peripheral_freqmhz=50
pcw_uart0_baud_rate=115200 pcw_uart0_grp_full_enable=0 pcw_uart0_peripheral_enable=1 pcw_uart0_uart0_io=MIO 14 .. 15
pcw_uart1_baud_rate=115200 pcw_uart1_grp_full_enable=0 pcw_uart1_peripheral_enable=0 pcw_uart_peripheral_clksrc=IO PLL
pcw_uart_peripheral_freqmhz=100 pcw_uiparam_ddr_adv_enable=0 pcw_uiparam_ddr_al=0 pcw_uiparam_ddr_bank_addr_count=3
pcw_uiparam_ddr_bl=8 pcw_uiparam_ddr_board_delay0=0.279 pcw_uiparam_ddr_board_delay1=0.260 pcw_uiparam_ddr_board_delay2=0.085
pcw_uiparam_ddr_board_delay3=0.092 pcw_uiparam_ddr_bus_width=16 Bit pcw_uiparam_ddr_cl=7 pcw_uiparam_ddr_clock_0_length_mm=27.95
pcw_uiparam_ddr_clock_0_package_length=80.4535 pcw_uiparam_ddr_clock_0_propogation_delay=160 pcw_uiparam_ddr_clock_1_length_mm=27.95 pcw_uiparam_ddr_clock_1_package_length=80.4535
pcw_uiparam_ddr_clock_1_propogation_delay=160 pcw_uiparam_ddr_clock_2_length_mm=0 pcw_uiparam_ddr_clock_2_package_length=80.4535 pcw_uiparam_ddr_clock_2_propogation_delay=160
pcw_uiparam_ddr_clock_3_length_mm=0 pcw_uiparam_ddr_clock_3_package_length=80.4535 pcw_uiparam_ddr_clock_3_propogation_delay=160 pcw_uiparam_ddr_clock_stop_en=0
pcw_uiparam_ddr_col_addr_count=10 pcw_uiparam_ddr_cwl=6 pcw_uiparam_ddr_device_capacity=4096 MBits pcw_uiparam_ddr_dq_0_length_mm=32.2
pcw_uiparam_ddr_dq_0_package_length=98.503 pcw_uiparam_ddr_dq_0_propogation_delay=160 pcw_uiparam_ddr_dq_1_length_mm=31.08 pcw_uiparam_ddr_dq_1_package_length=68.5855
pcw_uiparam_ddr_dq_1_propogation_delay=160 pcw_uiparam_ddr_dq_2_length_mm=0 pcw_uiparam_ddr_dq_2_package_length=90.295 pcw_uiparam_ddr_dq_2_propogation_delay=160
pcw_uiparam_ddr_dq_3_length_mm=0 pcw_uiparam_ddr_dq_3_package_length=103.977 pcw_uiparam_ddr_dq_3_propogation_delay=160 pcw_uiparam_ddr_dqs_0_length_mm=32.14
pcw_uiparam_ddr_dqs_0_package_length=105.056 pcw_uiparam_ddr_dqs_0_propogation_delay=160 pcw_uiparam_ddr_dqs_1_length_mm=31.12 pcw_uiparam_ddr_dqs_1_package_length=66.904
pcw_uiparam_ddr_dqs_1_propogation_delay=160 pcw_uiparam_ddr_dqs_2_length_mm=0 pcw_uiparam_ddr_dqs_2_package_length=89.1715 pcw_uiparam_ddr_dqs_2_propogation_delay=160
pcw_uiparam_ddr_dqs_3_length_mm=0 pcw_uiparam_ddr_dqs_3_package_length=113.63 pcw_uiparam_ddr_dqs_3_propogation_delay=160 pcw_uiparam_ddr_dqs_to_clk_delay_0=-0.051
pcw_uiparam_ddr_dqs_to_clk_delay_1=-0.006 pcw_uiparam_ddr_dqs_to_clk_delay_2=-0.009 pcw_uiparam_ddr_dqs_to_clk_delay_3=-0.033 pcw_uiparam_ddr_dram_width=16 Bits
pcw_uiparam_ddr_ecc=Disabled pcw_uiparam_ddr_enable=1 pcw_uiparam_ddr_freq_mhz=525 pcw_uiparam_ddr_high_temp=Normal (0-85)
pcw_uiparam_ddr_memory_type=DDR 3 pcw_uiparam_ddr_partno=MT41J256M16 RE-125 pcw_uiparam_ddr_row_addr_count=15 pcw_uiparam_ddr_speed_bin=DDR3_1066F
pcw_uiparam_ddr_t_faw=40.0 pcw_uiparam_ddr_t_ras_min=35.0 pcw_uiparam_ddr_t_rc=48.91 pcw_uiparam_ddr_t_rcd=7
pcw_uiparam_ddr_t_rp=7 pcw_uiparam_ddr_train_data_eye=1 pcw_uiparam_ddr_train_read_gate=1 pcw_uiparam_ddr_train_write_level=1
pcw_uiparam_ddr_use_internal_vref=0 pcw_usb0_peripheral_enable=1 pcw_usb0_peripheral_freqmhz=60 pcw_usb0_reset_enable=1
pcw_usb0_reset_io=MIO 46 pcw_usb0_usb0_io=MIO 28 .. 39 pcw_usb1_peripheral_enable=0 pcw_usb1_peripheral_freqmhz=60
pcw_usb1_reset_enable=0 pcw_usb_reset_polarity=Active Low pcw_use_cross_trigger=0 pcw_use_m_axi_gp0=1
pcw_use_m_axi_gp1=0 pcw_use_s_axi_acp=0 pcw_use_s_axi_gp0=0 pcw_use_s_axi_gp1=0
pcw_use_s_axi_hp0=0 pcw_use_s_axi_hp1=0 pcw_use_s_axi_hp2=0 pcw_use_s_axi_hp3=0
pcw_wdt_peripheral_clksrc=CPU_1X pcw_wdt_peripheral_enable=0 pcw_wdt_peripheral_freqmhz=133.333333
processing_system7_v5_5_processing_system7/1
c_dm_width=4 c_dq_width=32 c_dqs_width=4 c_emio_gpio_width=64
c_en_emio_enet0=0 c_en_emio_enet1=0 c_en_emio_pjtag=0 c_en_emio_trace=0
c_fclk_clk0_buf=TRUE c_fclk_clk1_buf=FALSE c_fclk_clk2_buf=FALSE c_fclk_clk3_buf=FALSE
c_gp0_en_modifiable_txn=1 c_gp1_en_modifiable_txn=1 c_include_acp_trans_check=0 c_include_trace_buffer=0
c_irq_f2p_mode=DIRECT c_m_axi_gp0_enable_static_remap=0 c_m_axi_gp0_id_width=12 c_m_axi_gp0_thread_id_width=12
c_m_axi_gp1_enable_static_remap=0 c_m_axi_gp1_id_width=12 c_m_axi_gp1_thread_id_width=12 c_mio_primitive=54
c_num_f2p_intr_inputs=1 c_package_name=clg400 c_ps7_si_rev=PRODUCTION c_s_axi_acp_aruser_val=31
c_s_axi_acp_awuser_val=31 c_s_axi_acp_id_width=3 c_s_axi_gp0_id_width=6 c_s_axi_gp1_id_width=6
c_s_axi_hp0_data_width=64 c_s_axi_hp0_id_width=6 c_s_axi_hp1_data_width=64 c_s_axi_hp1_id_width=6
c_s_axi_hp2_data_width=64 c_s_axi_hp2_id_width=6 c_s_axi_hp3_data_width=64 c_s_axi_hp3_id_width=6
c_trace_buffer_clock_delay=12 c_trace_buffer_fifo_size=128 c_trace_internal_width=2 c_trace_pipeline_width=8
c_use_axi_nonsecure=0 c_use_default_acp_user_val=0 c_use_m_axi_gp0=1 c_use_m_axi_gp1=0
c_use_s_axi_acp=0 c_use_s_axi_gp0=0 c_use_s_axi_gp1=0 c_use_s_axi_hp0=0
c_use_s_axi_hp1=0 c_use_s_axi_hp2=0 c_use_s_axi_hp3=0 core_container=NA
iptotal=1 use_trace_data_edge_detector=0 x_ipcorerevision=6 x_iplanguage=VERILOG
x_iplibrary=ip x_ipname=processing_system7 x_ipproduct=Vivado 2020.2 x_ipsimlanguage=MIXED
x_ipvendor=xilinx.com x_ipversion=5.5

report_drc
command_line_options
-append=default::[not_specified] -checks=default::[not_specified] -fail_on=default::[not_specified] -force=default::[not_specified]
-format=default::[not_specified] -internal=default::[not_specified] -internal_only=default::[not_specified] -max_msgs_per_check=default::[not_specified]
-messages=default::[not_specified] -name=default::[not_specified] -no_waivers=default::[not_specified] -return_string=default::[not_specified]
-ruledecks=default::[not_specified] -upgrade_cw=default::[not_specified] -waived=default::[not_specified]
results
dpop-1=3 dpop-2=6

report_methodology
command_line_options
-append=default::[not_specified] -checks=default::[not_specified] -fail_on=default::[not_specified] -force=default::[not_specified]
-format=default::[not_specified] -messages=default::[not_specified] -name=default::[not_specified] -return_string=default::[not_specified]
-slack_lesser_than=default::[not_specified] -waived=default::[not_specified]

report_power
command_line_options
-advisory=default::[not_specified] -append=default::[not_specified] -file=[specified] -format=default::text
-hier=default::power -hierarchical_depth=default::4 -l=default::[not_specified] -name=default::[not_specified]
-no_propagation=default::[not_specified] -return_string=default::[not_specified] -rpx=[specified] -verbose=default::[not_specified]
-vid=default::[not_specified] -xpe=default::[not_specified]
usage
airflow=250 (LFM) ambient_temp=25.0 (C) bi-dir_toggle=12.500000 bidir_output_enable=1.000000
board_layers=8to11 (8 to 11 Layers) board_selection=medium (10"x10") bram=0.005043 clocks=0.003986
confidence_level_clock_activity=High confidence_level_design_state=High confidence_level_device_models=High confidence_level_internal_activity=Medium
confidence_level_io_activity=High confidence_level_overall=Medium customer=TBD customer_class=TBD
devstatic=0.134799 die=xc7z020clg400-1 dsp=0.009092 dsp_output_toggle=12.500000
dynamic=1.281509 effective_thetaja=11.53 enable_probability=0.990000 family=zynq
ff_toggle=12.500000 flow_state=routed heatsink=none input_toggle=12.500000
junction_temp=41.3 (C) logic=0.002337 mgtavcc_dynamic_current=0.000000 mgtavcc_static_current=0.000000
mgtavcc_total_current=0.000000 mgtavcc_voltage=1.000000 mgtavtt_dynamic_current=0.000000 mgtavtt_static_current=0.000000
mgtavtt_total_current=0.000000 mgtavtt_voltage=1.200000 mgtvccaux_dynamic_current=0.000000 mgtvccaux_static_current=0.000000
mgtvccaux_total_current=0.000000 mgtvccaux_voltage=1.800000 netlist_net_matched=NA off-chip_power=0.000000
on-chip_power=1.416308 output_enable=1.000000 output_load=5.000000 output_toggle=12.500000
package=clg400 pct_clock_constrained=3.810000 pct_inputs_defined=0 platform=lin64
process=typical ps7=1.255906 ram_enable=50.000000 ram_write=50.000000
read_saif=False set/reset_probability=0.000000 signal_rate=False signals=0.005145
simulation_file=None speedgrade=-1 static_prob=False temp_grade=commercial
thetajb=7.4 (C/W) thetasa=0.0 (C/W) toggle_rate=False user_board_temp=25.0 (C)
user_effective_thetaja=11.53 user_junc_temp=41.3 (C) user_thetajb=7.4 (C/W) user_thetasa=0.0 (C/W)
vccadc_dynamic_current=0.000000 vccadc_static_current=0.020000 vccadc_total_current=0.020000 vccadc_voltage=1.800000
vccaux_dynamic_current=0.000000 vccaux_io_dynamic_current=0.000000 vccaux_io_static_current=0.000000 vccaux_io_total_current=0.000000
vccaux_io_voltage=1.800000 vccaux_static_current=0.014177 vccaux_total_current=0.014177 vccaux_voltage=1.800000
vccbram_dynamic_current=0.000394 vccbram_static_current=0.000906 vccbram_total_current=0.001299 vccbram_voltage=1.000000
vccint_dynamic_current=0.025209 vccint_static_current=0.013171 vccint_total_current=0.038380 vccint_voltage=1.000000
vcco12_dynamic_current=0.000000 vcco12_static_current=0.000000 vcco12_total_current=0.000000 vcco12_voltage=1.200000
vcco135_dynamic_current=0.000000 vcco135_static_current=0.000000 vcco135_total_current=0.000000 vcco135_voltage=1.350000
vcco15_dynamic_current=0.000000 vcco15_static_current=0.000000 vcco15_total_current=0.000000 vcco15_voltage=1.500000
vcco18_dynamic_current=0.000000 vcco18_static_current=0.000000 vcco18_total_current=0.000000 vcco18_voltage=1.800000
vcco25_dynamic_current=0.000000 vcco25_static_current=0.000000 vcco25_total_current=0.000000 vcco25_voltage=2.500000
vcco33_dynamic_current=0.000000 vcco33_static_current=0.000000 vcco33_total_current=0.000000 vcco33_voltage=3.300000
vcco_ddr_dynamic_current=0.351705 vcco_ddr_static_current=0.002000 vcco_ddr_total_current=0.353705 vcco_ddr_voltage=1.500000
vcco_mio0_dynamic_current=0.001750 vcco_mio0_static_current=0.001000 vcco_mio0_total_current=0.002750 vcco_mio0_voltage=3.300000
vcco_mio1_dynamic_current=0.002187 vcco_mio1_static_current=0.001000 vcco_mio1_total_current=0.003187 vcco_mio1_voltage=1.800000
vccpaux_dynamic_current=0.026155 vccpaux_static_current=0.010330 vccpaux_total_current=0.036485 vccpaux_voltage=1.800000
vccpint_dynamic_current=0.646808 vccpint_static_current=0.027109 vccpint_total_current=0.673918 vccpint_voltage=1.000000
vccpll_dynamic_current=0.013749 vccpll_static_current=0.003000 vccpll_total_current=0.016749 vccpll_voltage=1.800000
version=2020.2

report_utilization
clocking
bufgctrl_available=32 bufgctrl_fixed=0 bufgctrl_used=1 bufgctrl_util_percentage=3.13
bufhce_available=72 bufhce_fixed=0 bufhce_used=0 bufhce_util_percentage=0.00
bufio_available=16 bufio_fixed=0 bufio_used=0 bufio_util_percentage=0.00
bufmrce_available=8 bufmrce_fixed=0 bufmrce_used=0 bufmrce_util_percentage=0.00
bufr_available=16 bufr_fixed=0 bufr_used=0 bufr_util_percentage=0.00
mmcme2_adv_available=4 mmcme2_adv_fixed=0 mmcme2_adv_used=0 mmcme2_adv_util_percentage=0.00
plle2_adv_available=4 plle2_adv_fixed=0 plle2_adv_used=0 plle2_adv_util_percentage=0.00
dsp
dsp48e1_only_used=10 dsps_available=220 dsps_fixed=0 dsps_used=10
dsps_util_percentage=4.55
io_standard
blvds_25=0 diff_hstl_i=0 diff_hstl_i_18=0 diff_hstl_ii=0
diff_hstl_ii_18=0 diff_hsul_12=0 diff_mobile_ddr=0 diff_sstl135=0
diff_sstl135_r=0 diff_sstl15=1 diff_sstl15_r=0 diff_sstl18_i=0
diff_sstl18_ii=0 hstl_i=0 hstl_i_18=0 hstl_ii=0
hstl_ii_18=0 hsul_12=0 lvcmos12=0 lvcmos15=0
lvcmos18=1 lvcmos25=0 lvcmos33=1 lvds_25=0
lvttl=0 mini_lvds_25=0 mobile_ddr=0 pci33_3=0
ppds_25=0 rsds_25=0 sstl135=0 sstl135_r=0
sstl15=1 sstl15_r=0 sstl18_i=0 sstl18_ii=0
tmds_33=0
memory
block_ram_tile_available=140 block_ram_tile_fixed=0 block_ram_tile_used=2 block_ram_tile_util_percentage=1.43
ramb18_available=280 ramb18_fixed=0 ramb18_used=0 ramb18_util_percentage=0.00
ramb36_fifo_available=140 ramb36_fifo_fixed=0 ramb36_fifo_used=2 ramb36_fifo_util_percentage=1.43
ramb36e1_only_used=2
primitives
bibuf_functional_category=IO bibuf_used=130 bufg_functional_category=Clock bufg_used=1
carry4_functional_category=CarryLogic carry4_used=34 dsp48e1_functional_category=Block Arithmetic dsp48e1_used=10
fdre_functional_category=Flop & Latch fdre_used=919 fdse_functional_category=Flop & Latch fdse_used=21
lut1_functional_category=LUT lut1_used=13 lut2_functional_category=LUT lut2_used=54
lut3_functional_category=LUT lut3_used=205 lut4_functional_category=LUT lut4_used=129
lut5_functional_category=LUT lut5_used=89 lut6_functional_category=LUT lut6_used=198
muxf7_functional_category=MuxFx muxf7_used=32 ps7_functional_category=Specialized Resource ps7_used=1
ramb36e1_functional_category=Block Memory ramb36e1_used=2 ramd64e_functional_category=Distributed Memory ramd64e_used=50
srl16e_functional_category=Distributed Memory srl16e_used=19 srlc32e_functional_category=Distributed Memory srlc32e_used=45
slice_logic
f7_muxes_available=26600 f7_muxes_fixed=0 f7_muxes_used=32 f7_muxes_util_percentage=0.12
f8_muxes_available=13300 f8_muxes_fixed=0 f8_muxes_used=0 f8_muxes_util_percentage=0.00
lut_as_distributed_ram_fixed=0 lut_as_distributed_ram_used=50 lut_as_logic_available=53200 lut_as_logic_fixed=0
lut_as_logic_used=551 lut_as_logic_util_percentage=1.04 lut_as_memory_available=17400 lut_as_memory_fixed=0
lut_as_memory_used=110 lut_as_memory_util_percentage=0.63 lut_as_shift_register_fixed=0 lut_as_shift_register_used=60
register_as_flip_flop_available=106400 register_as_flip_flop_fixed=0 register_as_flip_flop_used=940 register_as_flip_flop_util_percentage=0.88
register_as_latch_available=106400 register_as_latch_fixed=0 register_as_latch_used=0 register_as_latch_util_percentage=0.00
slice_luts_available=53200 slice_luts_fixed=0 slice_luts_used=661 slice_luts_util_percentage=1.24
slice_registers_available=106400 slice_registers_fixed=0 slice_registers_used=940 slice_registers_util_percentage=0.88
lut_as_distributed_ram_fixed=0 lut_as_distributed_ram_used=50 lut_as_logic_available=53200 lut_as_logic_fixed=0
lut_as_logic_used=551 lut_as_logic_util_percentage=1.04 lut_as_memory_available=17400 lut_as_memory_fixed=0
lut_as_memory_used=110 lut_as_memory_util_percentage=0.63 lut_as_shift_register_fixed=0 lut_as_shift_register_used=60
lut_in_front_of_the_register_is_unused_fixed=60 lut_in_front_of_the_register_is_unused_used=360 lut_in_front_of_the_register_is_used_fixed=360 lut_in_front_of_the_register_is_used_used=114
register_driven_from_outside_the_slice_fixed=114 register_driven_from_outside_the_slice_used=474 register_driven_from_within_the_slice_fixed=474 register_driven_from_within_the_slice_used=466
slice_available=13300 slice_fixed=0 slice_registers_available=106400 slice_registers_fixed=0
slice_registers_used=940 slice_registers_util_percentage=0.88 slice_used=281 slice_util_percentage=2.11
slicel_fixed=0 slicel_used=171 slicem_fixed=0 slicem_used=110
unique_control_sets_available=13300 unique_control_sets_fixed=13300 unique_control_sets_used=57 unique_control_sets_util_percentage=0.43
using_o5_and_o6_fixed=0.43 using_o5_and_o6_used=4 using_o5_output_only_fixed=4 using_o5_output_only_used=0
using_o6_output_only_fixed=0 using_o6_output_only_used=56
specific_feature
bscane2_available=4 bscane2_fixed=0 bscane2_used=0 bscane2_util_percentage=0.00
capturee2_available=1 capturee2_fixed=0 capturee2_used=0 capturee2_util_percentage=0.00
dna_port_available=1 dna_port_fixed=0 dna_port_used=0 dna_port_util_percentage=0.00
efuse_usr_available=1 efuse_usr_fixed=0 efuse_usr_used=0 efuse_usr_util_percentage=0.00
frame_ecce2_available=1 frame_ecce2_fixed=0 frame_ecce2_used=0 frame_ecce2_util_percentage=0.00
icape2_available=2 icape2_fixed=0 icape2_used=0 icape2_util_percentage=0.00
startupe2_available=1 startupe2_fixed=0 startupe2_used=0 startupe2_util_percentage=0.00
xadc_available=1 xadc_fixed=0 xadc_used=0 xadc_util_percentage=0.00

synthesis
command_line_options
-assert=default::[not_specified] -bufg=default::12 -cascade_dsp=default::auto -constrset=default::[not_specified]
-control_set_opt_threshold=default::auto -debug_log=default::[not_specified] -directive=default::default -fanout_limit=default::10000
-flatten_hierarchy=default::rebuilt -fsm_extraction=default::auto -gated_clock_conversion=default::off -generic=default::[not_specified]
-include_dirs=default::[not_specified] -keep_equivalent_registers=default::[not_specified] -lint=default::[not_specified] -max_bram=default::-1
-max_bram_cascade_height=default::-1 -max_dsp=default::-1 -max_uram=default::-1 -max_uram_cascade_height=default::-1
-mode=default::default -name=default::[not_specified] -no_lc=default::[not_specified] -no_srlextract=default::[not_specified]
-no_timing_driven=default::[not_specified] -os=default::[not_specified] -part=xc7z020clg400-1 -resource_sharing=default::auto
-retiming=default::[not_specified] -rtl=default::[not_specified] -rtl_skip_constraints=default::[not_specified] -rtl_skip_ip=default::[not_specified]
-seu_protect=default::none -sfcu=default::[not_specified] -shreg_min_size=default::3 -top=cryptoprocessor_wrapper
-verilog_define=default::[not_specified]
usage
elapsed=00:00:39s hls_ip=0 memory_gain=24.176MB memory_peak=2319.832MB

xsim
command_line_options
-sim_mode=default::behavioral -sim_type=default::