

Xilinx Vitis Basics

Ahmet Can Mert <u>ahmet.mert@iaik.tugraz.at</u>



Overview

- We will use Xilinx Vitis tool as a platform for developing SW applications on embedded Arm processors (on our target Pynq board).
- In this tutorial, we will use Vivado project/Vitis code provided for Assignment 1 as an example (see course website for project files: <u>https://www.iaik.tugraz.at/chw</u>)
- Vitis User Guide: <u>https://docs.xilinx.com/r/en-US/ug1400-vitis-embedded/Embedded-Design-Tutorials</u>

Step 1 - Launching Vitis

- Launch Vitis IDE (see installation guide to launch Vitis), set your workspace (to any location) and click on Launch.
 - You will see an empty project.

		Vitis_Workspace - Vitis IDE	8
	File Edit Search Xilinx Project Window	v Help	
		A - D D D = +++++++++++++++++++++++++++++	📝 Design 🎋 Debug
	🕒 Explorer 🛛 📄 🧐 🖿 🗖		🗄 Outline 🛛 🖳 🗖
			There is no active editor
Vitis IDE Launcher 🛛 😵			ende provides an odeane.
Select a directory as workspace			
Vitis IDE uses the workspace directory to store its preferences and development artifacts.			
Workspace: /home/amert/Documents/Assignments/A1/Vitis_Wo Browse			
Use this as the default and do not ask again			
Restore other Workspace	Assistant 🛛 🗖		
Recent Workspaces	E E 🕸 🔦 🛛 🞋 🕴		
Cancel			
		🖳 Console 🕱 🖹 Problems 🗐 Vitis Log 🛈 Guidance 🛛 🕹 😚 😭 📰 📰 🖷	
		Build Console	
	0 items selected)

Step 2 – Creating Platform Project

- First, we have to create a Platform Project.
 - Go to File -> New -> Platform Project.
 - Give a name to your Platform Project (i.e., poly_hw) and click on Next.
 - Click on Browse and select XSA file generated by your Vivado project (for this tutorial, it is the pre-generated XSA file in Cryptoprocessor project provided for Assignment1, located at CryptoProcessor/CryptoProcessor_2022_23/project_1).

.xsa:.dsa:

• Finally, click on Finish.

ate new platform project er a name for your platform project	Platform Platform to create the project	III.,	Cancel	Create Platform from	XSA
The strate will galacie put through creating of a platform project from the subjuct of Visudo (Dilnes Del resisting platform, a platform will enable you to specify options for the kernels, BEP, as well as setting solutions. Platform project name poly_hel Project Project Project (Project) (Pro	Amer DSAI] or from an paired for creating new Impaired for cr	A) Select a platform from repository util board description eadded to the platform. More domains can be after the platform is created by double	 ○ Recent ○ Desktop ○ Documents ○ Documents ○ Downloads 기 Music ○ Pictures ○ Videos ○ vivado-dump-output + Other Locations 	A1 CryptoProcessor Crypt Name Project_1.twv Project_1.cache project_1.sach project_1.sach project_1.sach project_1.sach project_1.trus P	toProcessor_2022_23 pr Size Size

Step 2 – Creating Platform Project

How to generate XSA file?

- 1. Go to Vivado and open your project.
- 2. Make changes to your RTL, verify changes using RTL simulation.
- 3. Synthesize, implement and generate bitstream
- Export your design, File -> Export -> Export Hardware.
 In the Export window, Next -> Select Include bitstream and Next.

Step 2 – Creating Platform Project

- Your project platform is out-of-date. Right click on its name and then click on Build Project.
 - You should see Build is finished without any error.



If you use Windows OS and face compilation error in this step, please see the following thread for the solution: https://support.xilinx.com/s/question/0D52E00006hp0x5SAE/drivers-and-makefiles-problems-in-vitis-20202?language=en_US

- Now, we have to create Application Project.
 - Go to File -> New -> Application Project.
 - Select your Platform Project.

New Application Project	- <u>8</u>	New Application Project 🛛 🛛 😣
Create a New Application Project		Platform Choose a platform for your project. You can also create an application from XSA through the 'Create a new platform from hardware (XSA)'
This wizard will guide you through the 4 steps of creating new application projects. 1. Choose a platform or create a platform project from Vivado exported XSA 2. Put application project in a system project socialet it with a processor 3. Prepare the application runtime - domain 4. Choose a template for application to guick start development Compared to guide the temperature of the temperature of te		Edb.
XSA Aplatform provides hardware information and software environment settings. A system project contains one or more applications that run at the same time. A domain provides runtime for applications, such as operating system or BSP. A workspace can contain unlimited platforms and unlimited system projects. Skip welcome page next time. (Can be reached with Back button)		Platform Info General Info Name: poly hw Part: xr720206lq400-1 Family: zynq Description: poly_hw
(Back Next> Cancel	Finish	(2) <back next=""> Cancel Finish</back>

- Now, we have to create Application Project.
 - Go to File -> New -> Application Project.
 - Select your Platform Project.
 - Give Application Project a name (i.e., poly_app) and select Empty Application (C++).

New Application Project 0 0 Application Project Details	New Application Project Domain Select a domain for your project or create a new domain	New Application Project © (***) Templates Select a template to create your project. ••••••••••••••••••••••••••••••••••••
Application project name: poly_appl parameters param	Select the domain that the application would link to or create a new domain Note: New domain created by this witard will have all the requirements of the application template select Select a domain textendation on gat_create() Create new Domain details Name: Standations on gat_create() Processor: Standations Processor: Standations Standations	Available Tempistes: * W development tempistes * W development tempistes
Cancel Finish	() <back next<="" td=""><td>nt - Cancel Finish Cancel Finish</td></back>	nt - Cancel Finish Cancel Finish

- Import source files (Vitis_code), provided for Assignment 1 on course website, to the Application Project.
 - Right click on Application Project -> Import Sources
 - Click on Browse (first one) and select Vitis_code folder.
 - For destination folder, click on Browse (second one) and select src folder of Application Project.

Explorer 22 D 42 24 8 P D	Import Sources	- <u>s</u>	Import Sources	0 😣	Import into Folder 🛛 😣
poly_app_system [poly_hw] poly_app_istantiatione on psr_cortexe	File system Source must not be empty.		File system Please specify folder		Select a folder to import into.
 ▶ Includes ▶ ▷ src ▶ ∅ ida 	From directory:	Browse	From directory - thoma (smark (horsemarks (horsemarks (h) A))) is a safe	- Prouro	A c c ★ Second and a context of the second and
 > ≥ _oe % poly_app.prj ▲ poly_app_system.sprj ~ ⊆ poly_hw > ≥ export 			→ Vio doe → Vio doe		Explosion of the second
b b b b b b b b b b b b b b b b b b b	Filter Types Select All Deselect All		Filter Types Select All Deselect All		
	Into folder: Options Overwrite existing resources without warning Create top-level folder Advanced >>	Browse	Into folder Options Overwrite existing resources without warning Create top-level folder Advanced >>	Browse	
					Cancel OK
	② Cancel	Finish	(?) Cancel	Finish	

- Right click on Application Project and click on Build Project.
 - You should see Build is finished without any error.

🔄 Console 🛿 🕵 Problems 🗐 Vitis Log 🛈 Guidance		3
Build Console [poly_app_system, Debug] sdcard_genxpfm /home/amert/Documents/Assignments/Al/Vitis_Worksp creating BOOT.BIN using /home/amert/Documents/Assignments/Al/Vitis_ Running /opt/Xilinx/Vitis/2020.2/bin/bootgen -image /home/amert/Do	ace/poly_hw/export/poly_hw/poly_hw.xpfmsys_cor Workspace/poly_app/_ide/bitstream/cryptoprocessor cuments/Assignments/A1/Vitis_Workspace/poly_app_s	ifi _w sys
15:50:38 Build Finished (took 13s.150ms)		

If you use Windows OS and face compilation error in this step, please see the following thread for the solution: https://support.xilinx.com/s/question/0D52E00006iHqrQSAS/vitis-project-wont-build?language=en_US

Step 4 - Running the example code

 To observe FPGA output, you should observe the serial port output on the Ubuntu terminal using the following command (first connect your FPGA to your PC).

sudo screen /dev/serial/by-id/usb-Xilinx_TUL_1234-tul-if01-port0 115200,cs8,-parenb,-cstopb,hupcl

- Right click on your Application Project and then click on Run As -> Launch Hardware.
 - Then, the FPGA will be programmed and you will observe the following output.

强 Explorer 🛿 📄 😫 🔛	🕴 🗖 🗖 🚽 poly_hw	🛎 poly_app	_system	🛠 poly_app ⊠	
 ✓ ■ poly_app_system [poly_l ✓ ഈ poly_app [standalone ▶ ﷺ Binaries ▶ ഈ logludes 	New Add Application Project Add Library Project	۲.	t Setting c	js Options	
 B includes B Debug B src B pke 	Paste Delete Refresh	Ctrl+V		View current BSP set selection, compiler f assign drivers to per etc.	
 Ic communication.c Ic communication.f 	Import Sources Export as Archive		e on ps	Navigate to BSP Sel	
 instruction.c instruction.h imain.cc 	Close System Project Build Project Clean Project		xa9 0 e iew processors, memory range		
Assistant A	Program Device Create Boot Image Program Flash				
	C/C++ Build Settings	•			
 poly_app_system (System) poly_app (Application) Cebug 	Run As Debug As		5. 1La	unch Hardware	
Release	Properties	Alt+Enter	-		



Step 4 - Running the example code

- When you make changes in your code, build your Application Project again before running your code (by right clicking on your Application Project -> Build Project).
- For observing output, you can also use Terminal function of Vitis to observe output. See the following Video for steps: <u>https://youtu.be/3D2-OPArCiA?t=524</u>

Step 5 - Updating your HW design

- When you update your design on Xilinx Vivado, you have to re-generate bitstream and import its XSA for Vitis. In Vivado:
- 1. Make changes to your RTL, verify changes using RTL simulation.
- 2. Synthesize, implement and generate bitstream
- Export your design, File -> Export -> Export Hardware.
 In the Export window, Next -> Select Include bitstream and Next.

Now, go back to Vitis.

Step 5 - Updating your HW design

- In Vitis:
- 1. Right click on your platform project and click on Update Hardware Specification.
- 2. Select XSA exported from Vivado and click on OK.





Step 5 - Updating your HW design

- In Vitis:
- 1. After the update, you will see an Out-of-date tag near the platform project.
- 2. Right click on the Platform Project and select Build Project.
- 3. Right click on the Application Project and select Build Project.
- 4. You can now re-run the code and observe your output (as shown in Step 4)

