

Xilinx Vivado Basics


Ahmet Can Mert <u>ahmet.mert@iaik.tugraz.at</u>



Overview

- Xilinx Vivado tool is a software for simulation, synthesis, implementation and analysis of HDL designs for Xilinx FPGAs.
 - HW development
- In this tutorial, you will only focus on HW development:
 - Xilinx Vivado interface
 - How to create a project
 - How to add/create design and simulation files
 - How to run simulation/debug
 - How to perform synthesis/implementation (with constraint files)
 - How to add Xilinx IPs to your project
- Vivado Design Suite User Guide: <u>https://docs.xilinx.com/r/2021.1-English/ug893-vivado-ide/Introduction</u>

- Launch Xilinx Vivado and click on *Create Project* in Quick Start tab (or click on *File -> Project -> New*). Set your project name and location, then click on *Next*.
 - You can also open an existing project by clicking on *Open Project* in Quick Start tab (or click on *File -> Project -> Open*), then browsing and selecting *project_name.xpr* file.



	New Project	8
Project Name Enter a name for ye	our project and specify a directory where the project data files will be stored.	4
<u>P</u> roject name:	project_1	0
Project location:	/home/amert/Documents	⊘ ···
🕑 Create project	t subdirectory	
Project will be cre	eated at: /home/amert/Documents/project_1	
?	< gack Next > Einish	Cancel


 Select project type as *RTL Project* and click on Next. In the next step, you can either add design sources/constraint files by clicking on *Create File* button or you can skip this step by clicking on *Next* (you can create files after you created the project).


New Project 🛛 😣	New Project	8
Project Type Specify the type of project to create.	Add Sources Specify HDL, netlist, Block Design, and IP files, or directories containing those files, to add to your project. Create a new source file on disk and add it to your project. You can also add and create sources later.	4
 BTL Project You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis. Do not specify sources at this time Post-synthesis Project You will be able to add sources, view device resources, run design analysis, planning and implementation. Dg not specify sources at this time J/O Planning Project Do not specify design sources. You will be able to view part/package resources. Imported Project Create a Vivado project from a Synplify. XST or ISE Project File. Example Project Create a new Vivado project from a predefined template. 	Luse Add Files, Add Directories or Create File buttons below Add Files Agd Directories Create File Copy gources into project Add sources from subdirectories Target language: Verlog v Simulator language: Mixed v	
(?) < Back Next > Einish Cancel	< Back Next > Einish Can	cel

• You should select an *FPGA device* or *Board* for your project. In order to select PYNQ-Z2 board, switch to *Boards* tab and select *pynq-z2*. Then click on *Next* and *Finish*.

		Ne	w Project				(
fault Part oose a default Xilir	их part or board for	your project.					
Parts Boards							
Reset All Filters							
			. Destant	All		ure: All	
					 Temperat 		~
amily: All		-	Speed:	All	 Static por 	wer: All	~
Search: Q-		~					
Part xc/vx415tffv1158	1/0 Pin Count	Available IOBs	LUT Elements	FlipFlops 515200	Block RAMs	Ultra RAMs U	DS 21
xc7vx415tffv1158	-2 1158	350	257600	515200	880	0	21
xc7vx415tffv1158	-2L 1158	350	257600	515200	880	0	21
xc7vx415tffv1158	-1 1158	350	257600	515200	880	0	21
xc7vx415tffv1927	-3 1927	600	257600	515200	880	0	21
xc7vx415tffv1927	-2 1927	600	257600	515200	880	0	21
xc7vx415tffv1927	-2L 1927	600	257600	515200	880	0	21
xc7vx415tffv1927	-1 1927	600	257600	515200	880	0	21
xc7vx485tffg115		600	303600	607200	1030	0	28
xc7vx485tffg115		600	303600	607200	1030	0	28
xc7vx485tffg115		600	303600	607200	1030	0	28
xc7vx485tffg115		600	303600	607200	1030	0	28
xc7vx485tffg1158	3-3 1158	350	303600	607200	1030	0	28 🗸
<							>

Nev	w Project	8
Default Part Choose a default Xilinx part or board for your project.		4
Parts Boards		
Reset All Filters	Update Board Re	epositories
Vendor: All Vame: All	V Board Rev:	Latest 🗸
Search: Q. V		
Display Name	Preview Vendor F	ile Version
Alpha-Data ADM-PCIE-7V3	alpha-data.com 1	
Kintex-Ultrascale Alphadata board	alpha-data.com 1	0
ZedBoard Zyng Evaluation and Development Kit Add Daughter Card Connections	em.avnet.com 1	4
pynq-z2	tul.com.tw 1	0
Artix-7 AC701 Evaluation Platform Add Daughter Card Connections	xilinx.com 1	4 ~
(?)	< <u>B</u> ack <u>N</u> ext > Einish	Cancel





• From *Settings* under *PROJECT MANAGER* tab, you can change the settings of your project (e.g., Board or FPGA).


F	Flow Navigator 🛛 😤 🌩 ? 💶						
~	✓ PROJECT MANAGER						
	🌣 Settings						
	Add Sources						
	Language Templates						
	👎 IP Catalog						


	Sel	tings		8
Q- Project Settings General	General Specify values for va settings apply to the	rious set current	ings used throughout the design flow. These project.	A
Simulation	Name	project		
Synthesis Implementation Bitstream	<u>P</u> roject device: Target language:	E pynq:	2 (xc7z020clg400-1) e a device tor your project	 ~
> IP	Default library:	xil_defau	itlib	0
Tool Settings	Top <u>m</u> odule name:	design1	8	
Project IP Defaults Board Repository	Language Option	s		
Source File Display	<u>V</u> erilog option G <u>e</u> nerics/Para		verilog_version=Verilog 2001 ····	
WebTalk Help	Loop count:		1,000 ‡	
> Text Editor 3rd Party Simulators > Colors Selection Rules Shortcuts				
> Strategies > Remote Hosts > Window Behavior				
•		OF	Cancel Apply Besto	re

- From *Settings* under *PROJECT MANAGER* tab, you can change the settings of your project (e.g., Board or FPGA).
 - For example, you can change the font type and size of the text editor.

Q	Text Editor > Fonts and Colors
Project Settings General	Specify fonts for Vivado text editor and colors for languages that are not syntax colored.
Simulation Elaboration Synthesis Implementation Bitstream	Themes: Vivado Default Theme Sgive As Delete Name: Monospaced Size: 13 \$ Background: 255, 255, 255
Tool Settings	Foreground: 0, 0, 0 ~
Project	Current Line Background: 255, 255, 215 V
IP Defaults	Find Highlight Background: 0, 255, 0 V
Board Repository	Selection Background: 160, 179, 240 V
Source File Display	Matching Words Background: 200, 255, 200 V
WebTalk	Current Breakpoint Background: 240, 249, 156 V
Text Editor Code Completion Syntax Checking Tabs Fonts and Colors Verllog VHDL	
Tcl	Preview
Xdc Trigger State Machine 3rd Party Simuliators > Colors Selection Rules Shortcuts > Strategies > Remote Hosts > Window Rehavior	1 2 Hello, World, 3 World, 4 World;

• Language Templates under PROJECT MANAGER tab shows useful Verilog and Xilinx IP constructions.






• See Vivado IDE Viewing Enviroment chapter of Vivado Design Suite User Guide^[1].

Vivado Design Suite User Guide: Using t	the Vivado IDE (UG893) UG893 2021-07-14 2021.1 English ▼ ☆	₫	•
Search in document Keywords Q	Vivado IDE Viewing Environment 🚠 🖶 👳		
Revision History Introduction	The following figure shows the Vivado IDE viewing environment. You can interact with the Vivado IDE through mouse, keyboard, or To	l input	
 Using the Viewing Environment Vivado IDE Viewing Environment 	Tip: For quick access to information on different parts of the Vivado IDE, click the Quick Help button in the window or dialog box press the F1 key.	, or	_
Menu Bar Menu Command Ouick	The main components of the viewing environment are: 1. Menu Bar		
Access Search Field Main Toolbar	2. Main Toolbar 3. Flow Navigator 4. Data Windows Area		
 Flow Navigator Layout Selector 	5. Menu Command Quick Access Search Field 6. Workspace 7. Project Status Bar		
Project Status BarData Windows Area	8. Layout Selector 9. Status Bar 10. Results Windows Area		
Workspace			

Adding/Creating Design and Simulation Files

 For your design, you should add a design source (*.v file). Click on Add Sources in Flow Navigator Window or "+" button on Sources window or File -> Add Sources on menu bar, select Add or create design resources and then click on Next.



	Add Sources 😵
HLx Editions	Add Sources This guides you through the process of adding and creating sources for your project Add or greate constraints Add or create design sources Add or create gimulation sources
E XILINX.	< Back Next > Einish Cancel

- Click on *Create File* button, name your source file (e.g., design1.v) and click on *Next*.
 - If you want to add an existing file to your project, click on *Add Files* and select the files that you want to add to the project.

Add Sources 😵
Add or Create Design Sources Specify HDL, netlist, Block Design, and IP files, or directories containing those file types to add to your project. Create a new source file on disk and add it to your project.
+, = 1 Use Add Files, Add Directories or Create File buttons below
Add Files Add Directories Create File Scan and add RTL include files into project Copy gources into project Copy gources from subdirectories

	Create Source File	8
Create a new s	ource file and add it to your project.	4
<u>F</u> ile type:	Verilog	~
F <u>i</u> le name:	design1.v	\otimes
Fil <u>e</u> location:	😜 <local project="" to=""></local>	~
?	ОК С	ancel


• Set your module name (it is set as source file name per default) and click on OK. Then, you will see your source file under Design Sources tab on Sources window.

	Define Module 🛛 😣									
Define a module and specify I/O Ports to add to your source file. For each port specified: MSB and LSB values will be ignored unless its Bus column is checked. Ports with blank names will not be written.										
М	odule Definit	ion								
	<u>M</u> odule name	e: design1								\otimes
	I/O Port Def	initions								
	+ -	+ +								
	Port Name	Direction	Bus	MSB	LSB					
		input 🗸		0	0					
(?)							ОК	Can	cel

Q 素 ≑ + [0		
V 🗁 Design Sources (1))			
🔵 击 design1 (de	signl.v)			
> 🚍 Constraints				
v 🚍 Simulation Sources	3 (1)			
> 🚍 sim_1 (1)				
> 🚍 Utility Sources				

• Open design1.v and write the following (or any other) Verilog code as an example and save it.

```
timescale 1ns / 1ps
module design1(
    input clk,
    input [7:0] a,b,
    input [15:0] c,
    output[16:0] d
    );
reg [15:0] m;
reg [16:0] d;
always @(posedge clk) begin
    m \leq a * b;
end
always @(posedge clk) begin
    d <= m + c;
end
endmodule
```



Create a Simulation Source

- In order to test your design, you should add a simulation source. Click on *Add Sources* in Flow Navigator Window, select *Add or create simulation resources* and then click on Next.
- Click on Create File button, name your simulation file (e.g., design1_tb.v) and click on Next.
- Set your module name (it is set as simulation file name per default) and click on OK. Then, you will see your simulation file under Simulation Sources tab on Sources window.




Create a Simulation Source

• Open design1_tb.v and write the following example Verilog testbench code and save it.

```
` timescale 1ns / 1ps
module design1 tb();
reg [7:0] a,b;
reg [15:0] c;
wire [16:0] d;
design1 dut (a,b,c,d);
initial begin
      a=0; b=0; c=0;
      #10;
      a=10; b=40; c=25;
      #10;
      a=53; b=19; c=100;
end
endmodule
```

Design Elaboration


- Design Elaboration and RTL Analysis
 - It compiles RTL code and loads RTL netlist
 - You can check RTL structure, syntax, and logic definitions
 - You can view the schematic of your design







Running Behavioral Simulation

- Before running simulation, first make sure that your simulation source (testbench) is selected as top simulation module (its module name should be in boldcase letters) under Simulation Sources tab on Sources window.
- If it is not, right click on its name and click on Set as Top.
- Then, click on *Run Simulation* in Flow Navigator Window and click *Run Behavioral Simulation*.






• If there is no error in your design and testbench files, you will see the following simulation screen.



- You can change radix of the signals in the waveform window. For example, right click on signal name and then select *Radix -> Unsigned decimal* to change representation of this signal from hexadecimal to unsigned decimal.
- Similarly, you can change the color of the signal.
 For example, right click on signal name and then select Signal Color -> Yellow to change the color of this signal from lime to yellow.



• Change radix of the signals to the unsigned decimal. Then, zoom in to the beginning of the simulation. Now you can observe output *d*.

Untitled 3*						
Q, 💾 🔍	Q 🔀 🕂 🛛	< ▶ ±= ±r +F	Ter ⊫⊧l le	1	¢	
					<mark>42.700 ns</mark> 🔨	
Name	Value	0 ns	10 ns	20 ns 30 ns	40 n	
¼ clk	0					
> 😻 a[7:0]	53	0	10	53		
> 😻 b[7:0]	19	0	40	19		
> 😻 c[15:0]	100	0	25	100		
> 😻 d[16:0]	1107	X	2	25 X 500	1107	

• In the toolbar on the top, you will see some shortcut buttons for simulation.

<u>F</u> ile	<u>E</u> dit	F <u>l</u> ow	<u>T</u> ools	Rep <u>o</u> rts	<u>W</u> indow	La <u>y</u> out	⊻iew	<u>R</u> un	<u>H</u> elp	Q+ Quick Access				
	* 1			< 🛌 🗆	# 🌣 🛛	Σ 🕺	11 X	I		1 us	~	<u>•</u>	П	С

Restart the simulation. Use this to restart the simulation with current state of the design.


Run All. Use this to run simulation until it reaches a stop/finish command in testbench.

Run for specified time. Use this to run simulation for specified time.


1 us V Time and unit. Use this to specify run time and unit for the command above.


C Relaunch the simulation. Use this to relaunch the simulation for elaborating the changes you made in your design.

• In the Scope window, you can see the design hierarchy. When you select a scope in the Scope window, all HDL objects visible from that scope appear in the Objects window.



 When you start simulation, you will see signals defined in testbench on the waveform. In order to observe internal signals (for debugging), click on the module you want to investigate on Scope window. Then right click on the signal you want to observe in the Objects window and click on Add to wave window.





Synthesis/Implementation


Constraint File

- Constraint file
 - Timing: For setting clock frequency of your design
 - Placement: For floorplanning
 - I/O: Assigning your design inputs/outputs to FPGA pins
 - Other user-defined constraints (i.e., *false paths*)
- For adding the constraint file, click on *Add Sources* in Flow Navigator Window, select *Add or create constraints* and then click on Next.
- Click on *Create File* button, name your simulation file (e.g., const.xdc) and click on *Next*.
- Then, you will see your source file under Design Sources tab on Sources window.

Constraint File


• We will only use timing constraint for clock frequency/period^[1]

create_clock -name clk -period PERIOD [get_ports PORT_NAME]



Synthesis

- Synthesis translates RTL code to a netlist which defines the circuit^[1]
 - You can change synthesis strategy (i.e., area optimized or performance optimized) from synthesis settings (right click on SYNTHESIS -> Synthesis Settings)
 - For starting synthesis, click on *Run Synthesis*.




Q.	Synthesis	
Project Settings	Specify various settings associat	ed to Synthesis
General Simulation		
Elaboration	Constraints	
Synthesis	Default constraint set:	constrs 1 (active)
Implementation		
Bitstream	Report Options	
> IP	Strategy: 💄 Vivado Synthe	esis Default Reports (Vivado Synthesi 🗸
Tool Settings	Options	
Project	options	15
IP Defaults	Write Incremental Synthesi	is i
Board Repository	_	
Source File	incremental conthesis. Het	
Display	Strategy:	ivado Synthesis Defaults (Viv 👻 📔
WebTalk	Spacegy.	wado synthesis Deradits (viv •
Help	Description: Vivad	do Synthesis Defaults
> Text Editor	✓Synth Design (vivado)	
3rd Party Simulators	tcl.pre	
> Colors Selection Rules	tcl.post	
Selection Hules Shortcuts	-flatten hierarchy	rebuilt 🗸
> Strategies	-gated_clock_conversion	off ~
> Remote Hosts	-bufg	12
> Window Behavior	-fanout_limit	10,000
	-directive	Default 🗸
	-retiming	0
	-fsm_extraction	auto 🗸
	-keep_equivalent_registers	
	-resource_sharing	auto 🗸
	Select an option above to see a	edescription of it



Synthesis


- After synthesis is finished, you can directly start implementation, open the synthesized design or view synthesis reports.
 - You can see synthesis report summary in *Project Summary*.



Utilizat	ion	Post-Synthesis Post-Implementation				
			Gr	aph Table		
Reso	urce	Estimation	Available	Utilization %		
LUT		87	53200	0.16		
FF		33	106400	0.03		
10		50	125	40.00		
BUF	6	1	32	3.13		


Synthesis

- After synthesis is finished, you can directly start implementation, open the synthesized design or view synthesis reports.
 - You can see synthesis report summary in *Project Summary*.
 - For detailed report/results, open the synthesized design.



Implementation

- Implementation takes the netlist with user constraint and maps it to actual FPGA components^[1].
 - Similar to Synthesis, you can change implementation strategy
 - For starting implementation, click on *Run Implementation*.
- After implementation is finished, you can start bitstream generation, open the implemented design or view implementation report.
 - You can see implementation report (area and timing) in *Project Summary*.




Ut	tilization	Post-Synthesis Post-Implementatio			
			Gr	aph Table	
	Resource	Utilization	Available	Utilization %	
	LUT	87	53200	0.16	
	FF	33	106400	0.03	
	10	50	125	40.00	
	BUFG	1	32	3.13	

Timing	Setup Hold Pulse Width
Worst Negative Slack (WNS):	7.509 ns
Total Negative Slack (TNS):	0 ns
Number of Failing Endpoints:	0
Total Number of Endpoints:	17
Implemented Timing Report	

[1] https://docs.xilinx.com/r/2021.1-English/ug904-vivado-implementation/Revision-History

• For detailed report/results and the placed & routed design, open the implemented design.



Placed design

- For detailed report/results and the placed & routed design, open the implemented design.
 - Placed design

IMPLEMENTED DESIGN - xc7z020clg400-1		? ×
Sources Netlist × ? _ D 🖸	Project Summary x Device x const.xdc x	201
표 [H] · · · · · · · · · · · · · · · · · · ·	$\Leftarrow \Rightarrow @, @, X N 0 M B_0 \Box_j d_j $	۰
m_reg[3]_i2 (CARRY4) m_reg[4] (FDRE) m_reg[5] (FDRE) m_reg[5] (FDRE)		
<pre>m_reg[6] (FDRE) m_reg[6]_i_1 (CARRY4) m_reg[6]_i_3 (CARRY4)</pre>		
m_reg[7] (FDRE) m_reg[8] (FDRE) m_reg[9] (FDRE)		
m_reg[10] (FDRE) m_reg[10]_1 (CARRY4) m_reg[10]_13 (CARRY4)		
m_reg[11] (FDRE) m_reg[12] (FDRE)		
Cell Properties ? _ 🗆 🖸 X		
■ m_reg[14]_i1 ← → ✿ Name: m_reg[14]_i1		
Reference name: CARRY4 Type: CarryLogic		
BEL: CARRY4 Fixed Site: SLICE_X44Y44		
General Properties Nets Cell Pins	╡╡╗╗╗╗╗┙╝╡┇╸╝╡┇╸╝╡┇╸╝╡┇╸╝╡┇╸╝╡┇╸╝╡┇╸╝╡┇╸╝╡┇╸╝╡┇╸	. i 8∘≌~ > ∿

- For detailed report/results and the placed & routed design, open the implemented design.
 - Detailed timing result (showing critical paths in your design).
 - Worst Negative Slack (WNS): If it is negative, then it means your design could not meet the timing requirement (given in your constraint file) and your design has failing paths.
 - Click on WNS value to see critical paths.

etup		Hold		Pulse Width	
Worst Negative Slack (WNS):	7.509 ns	Worst Hold Slack (WHS):	0.232 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	17	Total Number of Endpoints:	17	Total Number of Endpoints:	34

- For detailed report/results and the placed & routed design, open the implemented design.
 - Detailed timing result (showing critical paths in your design).


ources Netlist ×	? _ 🗆 🖾	Device ;	design1.v	× desi	gn1_tb.v	× const	.xdc × Path 1 - 0	lesign1_timing_summa	ary_routed	\times \bullet \equiv	?
ж ы	•	net (fo-	33, routed)	1.66	5.048			BUF_BUFG			
	^	FDBE				Sito, SU	E X44V42 E m ro	a151/C			
m[15]_i_7 (LUT6)		ata P									
m_reg[0] (FDRE)		_ Delay Ty			Incr (ns)		Location	Netlist Resource(s)			
m_reg[1] (FDRE)			rop_fdre_C_Q)		(r) 0.456		Site: SLICE_X44Y42				
m_reg[2] (FDRE)			2, routed)		0.816	6.319					
m_reg[2]_i_1 (CARRY4)			rop_lut2_10_0)		(r) 0.124		Site: SLICE_X43Y42				
m_reg[3] (FDRE) m_reg[3]_i_2 (CARRY4)			1, routed)		0.000	6.443		^ d[7]_i_4_n_0			
m reg[4] (FDRE)			(Prop_c4_S[1	1_co(31)	(r) 0.550		Site: SLICE_X43Y42	<pre>d_reg[7]_i_1/C0[3]</pre>			
m_reg[4] (FDRE)	•		1, routed)		0.000	6.993		<pre>/ d_reg[7]_i_1_n_0</pre>			
- miledfol (rpur)	~		(Prop_carry4_C	_co(3))	(r) 0.114		Site: SLICE_X43Y43	<pre>d_reg[11]_i_1/CO[3]</pre>			
ath Properties	? _ O Ľ X		1, routed)		0.000	7.107		> d_reg[11]_i_1_n_0			
			(Prop_carry4_C	_co(3))	(r) 0.114		Site: SLICE_X43Y44	<pre>d_reg[16]_i_1/C0[3]</pre>			
Path 1	← ⇒ 亞		1, routed)		0.000	7.221		> xinx_opt_			
Summary	^		(Prop_carry4_C	Cotol)	(r) 0.271		Site: SLICE_X43Y45				
Name 🍾 Path 1			1, routed)		0.000	7.492		> d0[16]			
Slack 7.509ns		FDRE					Site: SLICE_X43Y45	d_reg[16]/D			
Source m real51/C	(risina edae-tric	Arrival				7.492					
General Properties Report	Cells () ≡	V Destin		ui	- 1						
cl Console Messages Log	Reports Desi	gn Runs P	ower DRC	Method	ology T	iming ×				?	_
2	 < □ ⅓ 	🍬 M 🖣	Intra-Clock	Bathe	dk Sotur						
			intra-crock	r dens -							
Timer Settings	1 Path 1	7.509	5	2	q[5]/C d		2,445	1,629 0.816	10.0	elle	
Design Timing Summary	4 Path 2	1.5/0	4		aloi/c a			1.578 0.810	10.0		_
Clock Summary (1)	Path 3	7.597	4	2 m_re	** **	reg[15]/D	2.394	1.557 0.816	10.0		_
	Path 4	7.671	4	-			2.299	1.483 0.816	10.0		
	L Path 4	7.687	4	2 m_re 2 m re	-	reg[14]/D reg[12]/D	2.299	1.467 0.816	10.0		
🗅 Intra-Clock Paths	🛶 raun o	7.690	3	_		reg[12]/D reg[9]/D	2.283	1.467 0.816	10.0		
□ Intra-Clock Paths □ clk	1. Doth 6	1.030	3	2 m_re	-						
Setup 7.509 ns (10)	L Path 6	7 71 1		2 m re	diplyc d	_reg[11]/D	2.259	1.443 0.816 1.369 0.816	10.0 10.0		
Clock Paths Clk Setup 7.509 ns (10) Hold 0.232 ns (10)	1, Path 7	7.711	-		-151/0 -						
✓ ☐ Intra-Clock Paths ✓ ☐ clk Setup 7.509 ns (10) Hold 0.232 ns (10) Pulse Width 4.500 ns (30)	1, Path 7 1, Path 8	7.785	3	2 m_re		reg[10]/D	2.185				
Clock Paths Clk Setup 7.509 ns (10) Hold 0.232 ns (10)	1, Path 7		-		g[5]/C d	reg[10]/D reg[8]/D	2.185	1.353 0.816	10.0	clk	

- For detailed report/results and the placed & routed design, open the implemented design.
 - Detailed area (utilization) result.

Tcl Console Messages	Lo	g Reports	Design Ru	ins Power I	DRC Me	thodology 1	iming Uti	lization ×		? _ 🗆 🗅
Q 素 €	1	Q, ¥ ♦	% Hier	archy						0
Hierarchy Summary	î	Name ^1	Slice LUTs (53200)	Slice Registers (106400)	Slice (13300)	LUT as Logic (53200)	Block RAM Tile (140)	Bonded IPADs (2)	BUFIO (16)	
✓ Slice Logic		N design1	87	33	27	87	33	50	1	
Slice LUTs (<1%)										
LUT as Logic (<1%)										
Slice Registers (<1%)										
Register as Flip Flo										
 Slice Logic Distribution 										
Slice (<1%)										
SLICEM										
SLICEL	~									
<>										
utilization_1										

Synthesis & Implementation Messages

 Messages window displays a filtered list of the Vivado log. This list includes useful information such as the main messages, warnings, errors.



Adding Xilinx IPs to your Design

IP Catalog

- Click on IP Catalog under Flow Navigator to see the list of available Xilinx IPs.
 - You can use Search bar to find IPs.

_	
~	PROJECT MANAGER
	🔅 Settings
	Add Sources
	Language Templates
	👎 IP Catalog


PR	OJECT MANAGER - project_1				
s	Project Summary × const.xdc × IP C	Catalog ×			
Sources	Cores Interfaces				
Š	Q ¥ \$ # + 2 0	I			
Properties	Search: Q-				
per	Name	^ 1 AXI4	Status	License	VLNV
P 2	🗸 🖆 Vivado Repository				
	> 🚍 Alliance Partners				
	> 🚍 Audio Connectivity & Processing				
	> 🚍 Automotive & Industrial				
	> 🗁 AXI Infrastructure				
	> 🚍 AXIS Infrastructure				
	> 🗁 BaseIP				
	> 🗁 Basic Elements				
	> 🗅 Communication & Networking				
	> 🗅 Debug & Verification				
	🗸 🚍 Digital Signal Processing				
	> 🚍 Building Blocks				
	> 🚍 Filters				
	> 🚍 Modulation				
	> 🚍 Transforms				
	> 🚍 Trig Functions				
	> 🚍 Waveform Synthesis				
	Embedded Processing				
	> 🚍 AXI Infrastructure				
	> 🚍 AXI Peripheral				
	> 🗎 AXIS Infrastructure				

Adding Xilinx IPs to your Design (Example: DSP48 Macro)

- Xilinx FPGAs have dedicated, full-custom, low-power DSP slices.
 - 7 Series DSP48E1 Slice User Guide <u>https://docs.xilinx.com/v/u/en-US/ug479 7Series DSP48E1</u>
 - Search for DSP48 Macro and double click on it.

PR	OJECT MANAGER - project_1				
s	Project Summary x const.xdc x	P Catalog X			
Sources	Cores Interfaces				
s	Q ≍ ≑ ≇ +5 ≯ 2 ⊕	0			
Properties	Search: Q- DSP	🛞 (1 match)			
be	Name	^ 1 AXI4	Status	License	VLNV
	🗸 🚍 Vivado Repository				
≞	🗸 🔁 Basic Elements				
	🜻 DSP48 Macro		Production	Included	xilinx.com:ip:xbip_dsp48_macro:3.0


- Xilinx FPGAs have dedicated, full-custom, low-power DSP slices.
 - 7 Series DSP48E1 Slice User Guide <u>https://docs.xilinx.com/v/u/en-US/ug479 7Series DSP48E1</u>
 - Search for DSP48 Macro and double click on it.



- Xilinx FPGAs have dedicated, full-custom, low-power DSP slices.
 - First, set the component name.

		Customize IP		8
DSP48 Macro (3.0)				4
0 Documentation 📄 IP Location 😷 Switch to Defa	aults			
IP Symbol Instruction summary Show disabled ports		e xbip_dsp48_macro_0		0
CLK A[17:0] P[47:0] B[17:0] C[47:0]	Instructions 0 1 2 3 4 5 6 7 8.63 Above instructi Show Filtern		mentation	Iple Instructions
				OK Cancel

• DSP unit provides various functionalities.



- As an example, we select A*B as functionality and set the component name as *mult_unit*.
 - You will use the component name for instantiating the DSP unit in your design

		Customize IP		6
DSP48 Macro (3.0)				4
Documentation 📄 IP Location C Switch to	Defaults			
IP Symbol Instruction summary	Component Nam	ne mult_unit		0
Show disabled ports	Instructions	Pipeline Options Imp	lementation	
	0	A*B	© ~	
	1	#	⊗ ~	
	2	#	◎ ✓	
	3	#	⊗ ∽	
	4	#	⊗ ∨	
	5	#	⊗ ∨	
– CLK	6	#	⊗ ∨	
A[17:0] P[35:0] -	7	#	⊗ ∨	
B [17:0]	8-63	#	⊘ …	
	Above instruct		s 8 to 63; use a comma to delimit multiple instruction	15
	Show Filter	ed		
			0	K Cancel

- You can set the pipeline options.
 - As an example, we use two level of pipeline registers

	Expert e options	tions	Implem	entati	ion														
ctions P ne Options om Pipeline	Expert e options		Implem	entati	ion														
ctions P ne Options om Pipeline	Expert e options		Implem	entati	ion														
ne Options om Pipelin	Expert e options		Implem	entati	ion														
om Pipelin	e options	~																	
	1	_								Pipeline Options Expert									
ier:																			
				2		3		4		5		6							
D			•		•	<u> </u>	D I	_											
Α					•		J.		2										
в			•		•				, Dr	y 🕑									
CONCAT	_			•		-				→ 🔲	(+)								
с			•		•	-				•	-								
CARRYIN			•		•	-		•		→ 🔲									
SEL			•		•	-				•									
KEY:								_											
ol ports		<u> </u>																	
		D	Α	В								RYIN							
CE				_	-														
SCLR																			
occit	0								0										
	CONCAT C CARRYIN SEL KEY: rol ports	B Concat CCONCAT — C — C — C — C — SEL — SEL — Sector — Solution — Solution — Collaboration — Collaboration —	B CONCAT C C C C SEL CARRYIN C CARRYIN SEL CARRYIN C CARRYIN SEL C CARRYIN C CARRYIN SEL C C C C C C C C C C C C C C C C C C C	B CONCAT C C C C C C C C C C C C C C C C C C C	B → → CONCAT → → C → □ SEL → □ KEY: Fabric register □ DSP register □ → rol ports □ □ ▲ B CE □ □ ▲ B	B CONCAT C C C C C C C C C C C C C C C C C C C	B Image: Concar Image: Concar	B	R	B - <td>x x<td>B +</td></td>	x x <td>B +</td>	B +							

- You can set input/output port widths.
 - We set A and B width as 25 and 18 (an signed 25-bit x 18-bit multiplier)
 - Finally, click on OK and then Generate to create the DSP.

	Customize IP	8
DSP48 Macro (3.0)		4
1 Documentation 🗇 IP Location C Switch to Defaults	s	
IP Symbol Instruction summary Show disabled ports	Component Name mult_unit Instructions Pipeline Options Implementation Input Port Properties	0
	D 18 [2 - 2] A 25 0 [2 - 25] B 18 0 [2] 18 (2 - 48) CONCAT 48 [2 - 48]	
	Output Porperties Output Properties Full Precision Full Precision Width 43	
- CLK • A[24:0] • P[42:0] •	Width 43 [2 - 48]	
- B[17:0]	Use ACOUT Use BCOUT Use PCOUT	
	Ø Use DSP Slice	
		Cancel


Generate Output Products 🧧 🛛							
The following output prod	ucts will be generated.						
Preview							
Q ₹ \$							
On <u>l</u> ocal host:	Number of jobs: 4 🗸 🗸						
○ On <u>r</u> emote hosts	Configure <u>H</u> osts						
O Use LSF:	Configure LSF						
Apply	Generate Skip						

- You will see the DSP IP under Design Sources
 - In order to see the IP ports, expand the IP hierarchy and click on OK.





- You will see the DSP IP under Design Sources
 - In order to see the IP ports, expand the IP hierarchy and click on OK.
 - Double click on *mult_unit.vhd* to see the module ports.






- You will see the DSP IP under Design Sources
 - In order to see the IP ports, expand the IP hierarchy and click on OK.
 - Double click on *mult_unit.vhd* to see the module ports.
 - You can instantiate the module (mult_unit) with module ports.

Adding Xilinx IPs to your Design (Example: Multiplier)

- Xilinx FPGAs provide a multiplier core. This core allows parallel and constant-coefficient multipliers to be generated. The user can specify if DSP48 Slices, LUTs or a combination of resources should be utilized.
 - 7 Series DSP48E1 Slice User Guide

https://docs.xilinx.com/v/u/en-US/pg108-mult-gen

• Search for *Multiplier* and double click on it.



- Xilinx FPGAs provide a multiplier core.
 - Set the component name and select one of multiplier types
 - Parallel Multiplier or Constant Coefficient Multiplier
 - Set input options
 - Data type: Signed or Unsigned
 - Bit width: 2 to 64
 - Multiplier construction: Use LUT or Use Mults (DSPs)
 - Optimization options: Speed optimized or Area optimized

	Customize IP	
Aultiplier (12.0)		4
Documentation 🗇 IP Location C Switch t) Defaults	
IP Symbol Information	Component Name mult_gen	0
Show disabled ports	Basic Output and Control	
	Multiplier Type	
	Parallel Multiplier Constant Coefficient Multiplier	
	Input Options P = A * B	
	Data Type Signed V Signed V	
– CLK	width 18 0 18 0	
A[17:0] P[35:0]	Range: 264 Range: 264	
= B[17:0]	Multiplier Construction Use LUTs 🗸	
	Optimization Options Speed Optimized V	
	Area:The multiplier will be optimized to reduce slice logic and overall area Speed:The multiplier will be optimized for performance	
	operation management will be optimized for performance	
	0K	Cancel

- Xilinx FPGAs provide a multiplier core.
 - Information tab shows resource estimate (LUT6s, DSP48 slices, 18K BRAMs) based on the Multiplier type and Input options.

	Customize IP	
ltiplier (12.0)		- 🍂
Documentation 📄 IP Location C Switch t	o Defaults	
P Symbol Information	Component Name mult_gen	(
Resource Estimates	Basic Output and Control	
LUT6s 364 DSP48 slices 0 18K BRAMs 0	Multiplier Type ③ Parallel Multiplier Constant Coefficient Multiplier	
Additional Information	/ Input Options	
estimates do not include SRLs. Resource counts may not reflect true post-implementation resource usa when a custom output width is used and the output product MSB is less than full-precision MSB.	P = A * B Data Type Signed V Width Bange: 264 Bange: 264 Bange: 264	
	Multiplier Construction Use LUTs ~	
	Optimization Options Speed Optimized V	
	Area:The multiplier will be optimized to reduce slice logic and overall area Speed:The multiplier will be optimized for performance	
<		
	ОК	Cancel

- Xilinx FPGAs provide a multiplier core.
 - Information tab shows resource estimate (LUT6s, DSP48 slices, 18K BRAMs) based on the Multiplier type and Input options.

	Customize IP	
ltiplier (12.0)		- 🍂
Documentation 📄 IP Location C Switch t	o Defaults	
P Symbol Information	Component Name mult_gen	(
Resource Estimates	Basic Output and Control	
LUT6s 364 DSP48 slices 0 18K BRAMs 0	Multiplier Type ③ Parallel Multiplier Constant Coefficient Multiplier	
Additional Information	/ Input Options	
estimates do not include SRLs. Resource counts may not reflect true post-implementation resource usa when a custom output width is used and the output product MSB is less than full-precision MSB.	P = A * B Data Type Signed V Width Bange: 264 Bange: 264 Bange: 264	
	Multiplier Construction Use LUTs ~	
	Optimization Options Speed Optimized V	
	Area:The multiplier will be optimized to reduce slice logic and overall area Speed:The multiplier will be optimized for performance	
<		
	ОК	Cancel

- Xilinx FPGAs provide a multiplier core.
 - Parallel Multiplier example
 - In Output and Control tab, you can adjust the number of pipeline stages (optimum pipeline stages are proposed by the core based on multiplier type and input options)
 - Finally click on OK and generate to create the IP block.


Customize IP 😣			Customize IP 🛛 🕺
Multiplier (12.0)	4	Multiplier (12.0)	A
Multiplier (12.0) Documentation Plocation Switch Psymbol Information Resource Estimates UT65 0 DSP44 slices 4 1BK BRAMS 0 Additional Information Please note that the LUT resource estimates do not include SRLs. Resource counts may not reflect true post-implementation resource when a custom output width is uses and the output product MSB is less than full-precision MSB.	to Defaults Component Name mult_gen Basic Output and Control Multiplier Type P anallel Multiplier Constant Coefficient Multiplier Imput Options P = A + B Data Type Unsigned Un	Multiplier (12.0) Documentation P Location Switch P Symbol Information Resource Estimates LUT6s 0 DSP48 siles 4 18k BRAMs 0 Additional Information Please note that the LUT resource estimates do not include SRLs. Resource courts may not reflect true post-Implementation resource when a custom output width is uses and the output product MSB. is less than full-precision MSB.	to Defaults Component Name mult_gen Component Name mult_gen Use Custom Output and Control Output Product Range Use Custom Output Width Output MSB 63 Output MSB 63 Output LSB 0 Output LSB 0 Output LSB 0 Output stages Pipeline Stages Pipeline Stages Pipeline Stages Synchronous Clear Synchronous Controls Synchronous Clear Synchronous Clear Synchronous Controls Synch
<>	Cancel	<>	9 10 OK Cancel

- Xilinx FPGAs provide a multiplier core.
 - Constant Coefficient Multiplier example
 - In *Basic* tab you can set the constant integer (second operand) and memory type to implement constant multiplier
 - In *Output and Control* tab, you can adjust the number of pipeline stages (optimum pipeline stages are proposed by the core based on multiplier type and input options)
 - Finally click on OK and generate to create the IP block.

	Customize IP 😵		Customize IP
Aultiplier (12.0)	٨.	Multiplier (12.0)	
Documentation 📄 IP Location C Swite	:h to Defaults	🕐 Documentation 🚞 IP Location 😋 Switc	th to Defaults
P Symbol Information	Jomponent Name mult_gen	IP Symbol Information	Component Name mult_gen
Resource Estimates	Basic Output and Control	Resource Estimates	Basic Output and Control
LUT6s 249 DSP48 slices 0	Multiplier Type	LUT6s 249 DSP48 slices 0	Output Product Range
18K BRAMS 0	O Parallel Multiplier Constant Coefficient Multiplier	18K BRAMs 0	Use Custom Output Width
Additional Information		Additional Information	Output MSB 48 [0 - 127]
Please note that the LUT resource estimates do not include SRLs. Resource counts may not reflect true post-implementation resource when a custom output width is user and the output product MSB is less than full-precision MSB.	Width 32 (8) 18	Please note that the LUT resource estimates do not include SRLs. Resource counts may not reflect true post-implementation resource when a custom output width is use and the output product MSB is lises than Lilaprecision MSB.	Output LSB 0 (0 - 48) Sultput product wath (max, min) = (48,0) Use Symmetric Rounding
	Range: 164 Range: 264 Coefficient		Pipelining and Control Signals Pipeline Stages 1 Optimum pipeline stages: 4
	Constant Value (Integer) 123456 Range: -(2^63)(2^64-1)		Clock Enable 2 Synchronous Clear
	Memory Type Distributed Memory Distributed Memory Block Memory Block Memory Dedicated Multipler	()	Synchronous Controls 3 4 5 6 7 8
	OK Cancel		9

Adding Xilinx IPs to your Design (Example: Block Memory Generator)

- Xilinx FPGAs have dedicated block memory primitives
 - Block Memory Generator Product Guide
 - <u>https://docs.xilinx.com/v/u/en-US/pg058-blk-mem-gen</u>
 - Search for *Block Memory Generator* and double click on it.



- Xilinx FPGAs have dedicated block memory primitives
 - Set the component name and select one of available memory types
 - As an example, we select *Simple Dual Port RAM* and name the component as *bram_unit*


		Customize IP	8
	Block Memory Generator (8.4)		4
	Documentation 📄 IP Location C Switch to Defa	nults	
Port A is used for WRITE Port B is used for READ	P Symbol Power Estimation Show disabled ports	Component Name bran_unt Basic Port A Options Port II Options Other Options Summary Interface Type Simple Dual Port RAM Common Clock ECC Options Common Clock ECC Type No ECC Common Clock Write Enable Byte Write Enable Stress For Injection Byte Size (bits) Image Stress Adgorithm Options Algorithm Options Refer datasheet for more information. Algorithm Winimum Area Primitive Bio2 V Image Stress	
		OK	Cancel

- You can set the data width and depth of Port A and Port B. We set width and depth as 32 and 256 respectively. This memory unit can store 256 of 32-bit words.
 - You can enable optional output register of Port B (If you enable it, read latency will be 2 cycles instead of 1)

Component Name bram_unit	8
Basic Port A Options Port	B Options Other Options Summary
Memory Size	
Port A Width 32	Range: 1 to 4608 (bits)
Port A Depth 256	8 Range: 2 to 1048576
The Width and Depth values a	re used for Write Operations in Port A
Operating Mode No Change 🗸	Enable Port Type Use ENA Pin 🗸
operating Mode No change V	Enable Port Type Ose ENA PIT
Port A Optional Output Regist	ers
Primitives Output Register	Core Output Register
SoftECC Input Register	REGCEA Pin
Port A Output Reset Options	
🔲 RSTA Pin (set/reset pin)	Output Reset Value (Hex) 0
Reset Memory Latch	Reset Priority CE (Latch or Register Enable) 🗸
READ Address Change A	
Read Address Change A	

Component Name bram_unit		\otimes	
Basic Port A Options Port	B Options Other Options Summary		
Memory Size			
Port B Width 32 🗸 🗸			
Port B Depth : 256			
The Width and Depth values a	re used for Read Operation in Port B		
Operating Mode Read First 🗸	Enable Port Type Use ENB Pin 🗸		
Port P Ontional Output Periet	ers		
✓ Primitives Output Register			
SoftECC Output Register	REGCEB Pin		
Port B Output Reset Options			
RSTB Pin (set/reset pin)	Output Reset Value (Hex)		
Reset Memory Latch	Reset Priority CE (Latch or Register Enable) ~		
READ Address Change B			
Read Address Change B			
		_	

- You can see the summary of memory unit that you generated.
 - Bit-width of ports, read latency ...
- Finally click on OK and generate to create the IP block.



Generate Output Products 🛛 😵				
The following output prod	he following output products will be generated.			
Preview				
Q ₹ \$				
v 👎 🔳 bram_unit.xci (0				
Instantiation T				
Synthesized Ch Structural Simu				
🗇 Change Log				
Synthesis Options	Synthesis Options			
🔿 <u>G</u> lobal				
Out of context per	Out of context per IP			
Run Settings				
On <u>l</u> ocal host:	Number of jobs: 4	~		
○ On <u>r</u> emote hosts	Configure <u>H</u> osts			
Uge LSF:	Configure LSF			
Apply	G <u>e</u> nerate	Skip		