

Computer Organization and Networks

(INB.06000UF, INB.07001UF)

Chapter 5a: Building and Programming Micro RISC-V


Winter 2019/2020



Stefan Mangard, www.iaik.tugraz.at

The Design Flow for Nano and Micro RISC-V

Software



Hardware

Building Micro RISC-V

RISC-V Instruction Sets

- **Base instruction sets**

- **RV32I** (RV32E is the same as RV32I, except the fact that it only allows 16 registers)
- RV64I
- RV128I

- **Extensions**

- “M” Standard Extension for Integer Multiplication and Division
- “A” Standard Extension for Atomic Instructions
- “Zicsr”, Control and Status Register (CSR) Instructions
- “F” Standard Extension for Single-Precision Floating-Point
-

RV32I Base Instruction Set							
imm[31:12]				rd	0110111	LUI	
imm[31:12]				rd	0010111	AUIPC	
imm[20 10:1 11 19:12]				rd	1101111	JAL	
imm[11:0]		rs1	000	rd	1100111	JALR	
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ	
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE	
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT	
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE	
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU	
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU	
imm[11:0]		rs1	000	rd	0000011	LB	
imm[11:0]		rs1	001	rd	0000011	LH	
imm[11:0]		rs1	010	rd	0000011	LW	
imm[11:0]		rs1	100	rd	0000011	LBU	
imm[11:0]		rs1	101	rd	0000011	LHU	
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB	
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH	
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW	
imm[11:0]		rs1	000	rd	0010011	ADDI	
imm[11:0]		rs1	010	rd	0010011	SLTI	
imm[11:0]		rs1	011	rd	0010011	SLTIU	
imm[11:0]		rs1	100	rd	0010011	XORI	
imm[11:0]		rs1	110	rd	0010011	ORI	
imm[11:0]		rs1	111	rd	0010011	ANDI	
0000000	shamt	rs1	001	rd	0010011	SLLI	
0000000	shamt	rs1	101	rd	0010011	SRLI	
0100000	shamt	rs1	101	rd	0010011	SRAI	
0000000	rs2	rs1	000	rd	0110011	ADD	
0100000	rs2	rs1	000	rd	0110011	SUB	
0000000	rs2	rs1	001	rd	0110011	SLL	
0000000	rs2	rs1	010	rd	0110011	SLT	
0000000	rs2	rs1	011	rd	0110011	SLTU	
0000000	rs2	rs1	100	rd	0110011	XOR	
0000000	rs2	rs1	101	rd	0110011	SRL	
0100000	rs2	rs1	101	rd	0110011	SRA	
0000000	rs2	rs1	110	rd	0110011	OR	
0000000	rs2	rs1	111	rd	0110011	AND	
fm	pred	succ	rs1	000	rd	0001111	FENCE
000000000000		00000	000	00000	1110011	ECALL	
000000000001		00000	000	00000	1110011	EBREAK	

The RV32I Instruction Set

- Nano RISC-V CPU
 - implements a subset of RV32I
 - educational CPU

RV32I Base Instruction Set

imm[31:12]				rd	0110111	
imm[31:12]				rd	0010111	
imm[20 10:1 11 19:12]				rd	1101111	
imm[11:0]		rs1	000	rd	1100111	
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	
imm[11:0]		rs1	000	rd	0000011	
imm[11:0]		rs1	001	rd	0000011	
imm[11:0]		rs1	010	rd	0000011	
imm[11:0]		rs1	100	rd	0000011	
imm[11:0]		rs1	101	rd	0000011	
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	
imm[11:0]		rs1	000	rd	0010011	
imm[11:0]		rs1	010	rd	0010011	
imm[11:0]		rs1	011	rd	0010011	
imm[11:0]		rs1	100	rd	0010011	
imm[11:0]		rs1	110	rd	0010011	
imm[11:0]		rs1	111	rd	0010011	
0000000	shamt	rs1	001	rd	0010011	
0000000	shamt	rs1	101	rd	0010011	
0100000	shamt	rs1	101	rd	0010011	
0000000	rs2	rs1	000	rd	0110011	
0100000	rs2	rs1	000	rd	0110011	
0000000	rs2	rs1	001	rd	0110011	
0000000	rs2	rs1	010	rd	0110011	
0000000	rs2	rs1	011	rd	0110011	
0000000	rs2	rs1	100	rd	0110011	
0000000	rs2	rs1	101	rd	0110011	
0100000	rs2	rs1	101	rd	0110011	
0000000	rs2	rs1	110	rd	0110011	
0000000	rs2	rs1	111	rd	0110011	
fm	pred	succ	rs1	000	rd	0001111
000000000000		00000	000	00000	1110011	
000000000001		00000	000	00000	1110011	

LUI
AUIPC
JAL
JALR
BEQ
BNE
BLT
BGE
BLTU
BGEU
LB
LH
LW
LBU
LHU
SB
SH
SW
ADDI
SLTI
SLTIU
XORI
ORI
ANDI
SLLI
SRLI
SRAI
ADD
SUB
SLL
SLT
SLTU
XOR
SRL
SRA
OR
AND
FENCE
ECALL
EBREAK

The RV32I Instruction Set

- 40 instructions
- Categories:
 - Integer Computational Instructions
 - Load and Store Instructions
 - Control Transfer Instructions
 - Memory Ordering Instructions
 - Environment Call and Breakpoints

RV32I Base Instruction Set							
imm[31:12]				rd	0110111	LUI	
imm[31:12]				rd	0010111	AUIPC	
imm[20 10:1 11 19:12]				rd	1101111	JAL	
imm[11:0]				rs1	000	rd	1100111
							JALR
imm[12 10:5]		rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]		rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]		rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]		rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]		rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]		rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:0]				rs1	000	rd	0000011
							LB
imm[11:0]				rs1	001	rd	0000011
							LH
imm[11:0]				rs1	010	rd	0000011
							LW
imm[11:0]				rs1	100	rd	0000011
							LBU
imm[11:0]				rs1	101	rd	0000011
							LHU
imm[11:5]		rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]		rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]		rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:0]				rs1	000	rd	0010011
							ADDI
imm[11:0]				rs1	010	rd	0010011
							SLTI
imm[11:0]				rs1	011	rd	0010011
							SLTIU
imm[11:0]				rs1	100	rd	0010011
							XORI
imm[11:0]				rs1	110	rd	0010011
							ORI
imm[11:0]				rs1	111	rd	0010011
							ANDI
0000000	shamt	rs1	001	rd	0010011	0010011	SLLI
0000000	shamt	rs1	101	rd	0010011	0010011	SRLI
0100000	shamt	rs1	101	rd	0010011	0010011	SRAI
0000000	rs2	rs1	000	rd	0110011	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	0110011	OR
0000000	rs2	rs1	111	rd	0110011	0110011	AND
fm	pred	succ	rs1	000	rd	0001111	FENCE
000000000000			00000	000	00000	1110011	ECALL
000000000001			00000	000	00000	1110011	EBREAK

The RV32I Instruction Set

- Micro RISC-V CPU
 - implements a subset of RV32I
 - educational CPU

Integer Computational Instructions

0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND

- All instructions take two input registers (**rs1** and **rs2**) and compute the result in **rd**
- Example: `sub r3, r1, r2` computes $r3 = r1 - r2$

Integer Computational Instructions

0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND

• Logic Functions

- AND
- OR
- XOR

• Arithmetic

- ADD (Addition)
- SUB (Subtraction)

• Shifts

- SLL (Logical Shift Left)
- SRL (Logical Shift Right)
- SRA (Arithmetic Shift Right)

• Compares

- SLT (Set on Less Than)
- SLTU (Set on Less Than – unsigned)

Integer Computational Instructions with Immediate

imm[11:0]	rs1	000	rd	0010011	ADDI
-----------	-----	-----	----	---------	------

- Computes $rd = rs1 + imm$;
- Using immediate
 - does not require instructions to load small constant values
 - does not require a register to store a small constant values
- Examples
 - Set a register to a constant value: `ADDI x1, x0, 10`
 - Increment a register by a constant: `ADDI x1, x1, 2`
 - Decrement a register by a constant: `ADDI x1, x1, -1`

`ADDI` can only add constants in the range `-0x800 - 0x7ff`

Add a new operation for loading larger constants: `LUI rd, value`

- “load upper immediate”
- puts a constant into the high 20 bits of a register
- put `0x12345678` into a register:

```
.org 0x00
LUI x1, 0x12345
ADDI x1, x1, 0x678
```

Load and Store Instructions

imm[11:0]	rs1	010	rd	0000011	LW
-----------	-----	-----	----	---------	----

- Load Word:
 - Load data from memory at address (rs1+imm) and store in rd

imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
-----------	-----	-----	-----	----------	---------	----

- Store Word
 - Store the value in rs2 to memory address (rs1+imm)

Conditional Branches

imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE

- The instructions compare two register values and then branch relative to the current PC
- The offset is defined by the 12-bit immediate. It is an offset in multiples of 2 bytes

Conditional Branches

imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE

- BEQ (Branch if $rs1 == r2$)
- BNE (Branch if $rs1 \neq r2$)
- BLT (Branch if $rs1 < r2$)
- BGE (Branch if $rs1 \geq r2$)

Unconditional Branches

imm[20 10:1 11 19:12]			rd	1101111	JAL
imm[11:0]	rs1	000	rd	1100111	JALR

- JAL (Jump and Link)
 - Jump relative to current PC
 - The offset is defined by the 20-bit immediate in multiples of 2 bytes
 - Upon the branch (PC+4) is stored in register rd
- JALR (Jump and Link Register)
 - Jump to address rs1+immediate, where immediate is an offset in multiples of 2 bytes
 - Upon the branch (PC+4) is stored in register rd

Micro RISC-V Summary

Registers:

- Zero Register: `x0`
- General Purpose Registers: `x1 - x31`

Memory:


- almost 2 KiB of Memory (`0x000 - 0x7fc`)
- memory-mapped I/O at address `0x7fc`




Instructions:

- ALU: `OP rd, rs1, rs2`
 - ADD, SUB, AND, OR, XOR, SLL, SRL, SRA
- Add immediate: `ADDI rd, rs1, value`
- Load upper immediate: `LUI rd, value`
- Branch: `OP rs1, rs2, offset`
 - BEQ, BNE, BLT, BGE
- Jump / Call: `JAL rd, offset`
- Jump / Call indirect: `JALR rd, offset(rs1)`
- Load: `LW rd, offset(rs1)`
- Store: `SW rs2, offset(rs1)`
- Halt: `EBREAK`


Extending the ASM Graph




Extending the ASM Graph



Extending the ASM Graph



Extending the ASM Graph



The Verilog Code of Micro RISC-V

- The Micro RISC-V core is a simple extension of Nano RISC-V
- Check out the code in the examples repo:

https://extgit.iaik.tugraz.at/con/examples/tree/master/chapter_05/

Programming Micro RISC-V in Assembler

The Program We Wrote on Nano RISC-V

Sum up 10 numbers and print the result:

```
.org 0x00
ADD x1, x0, x0 # clear x1

LW x2, 0x7fc(x0) # load input
ADD x1, x1, x2   # x1 += input

LW x2, 0x7fc(x0) # load input
ADD x1, x1, x2   # x1 += input

LW x2, 0x7fc(x0) # load input
ADD x1, x1, x2   # x1 += input

LW x2, 0x7fc(x0) # load input
ADD x1, x1, x2   # x1 += input

LW x2, 0x7fc(x0) # load input
ADD x1, x1, x2   # x1 += input
```

```
LW x2, 0x7fc(x0) # load input
ADD x1, x1, x2   # x1 += input

LW x2, 0x7fc(x0) # load input
ADD x1, x1, x2   # x1 += input

LW x2, 0x7fc(x0) # load input
ADD x1, x1, x2   # x1 += input

LW x2, 0x7fc(x0) # load input
ADD x1, x1, x2   # x1 += input

LW x2, 0x7fc(x0) # load input
ADD x1, x1, x2   # x1 += input

SW x1, 0x7fc(x0) # output sum
EBREAK
```

Let's improve this code using control flow instructions to build a loop

Loops

- start with the code for one iteration

```
.org 0x00
ADD x1, x0, x0    # clear x1

LW x2, 0x7fc(x0)  # load input
ADD x1, x1, x2    # x1 += input

SW x1, 0x7fc(x0)  # output sum
EBREAK
```

Loops

- start with the code for one iteration
- add loop variables

```
.org 0x00
ADD x1, x0, x0    # clear x1
ADD x3, x0, x0    # clear counter
ADDI x4, x0, 10   # iteration count

LW x2, 0x7fc(x0)  # load input
ADD x1, x1, x2    # x1 += input

SW x1, 0x7fc(x0)  # output sum
EBREAK
```

Loops

- start with the code for one iteration
- add loop variables
- increment the counter

```
.org 0x00
    ADD x1, x0, x0    # clear x1
    ADD x3, x0, x0    # clear counter
    ADDI x4, x0, 10   # iteration count

    LW x2, 0x7fc(x0)  # load input
    ADD x1, x1, x2    # x1 += input

    ADDI x3, x3, 1    # counter++

    SW x1, 0x7fc(x0)  # output sum
    EBREAK
```

Loops

- start with the code for one iteration
- add loop variables
- increment the counter
- branch to the start of the loop

```
.org 0x00
    ADD x1, x0, x0    # clear x1
    ADD x3, x0, x0    # clear counter
    ADDI x4, x0, 10   # iteration count

    LW x2, 0x7fc(x0)  # load input
    ADD x1, x1, x2    # x1 += input

    ADDI x3, x3, 1    # counter++
    BLT x3, x4, ???   # if (counter < 10) loop

    SW x1, 0x7fc(x0)  # output sum
    EBREAK
```

Loops

Counting offsets is not a nice job for a programmer

→ Let the compiler do it

- start with the code for one iteration
- add loop variables
- increment the counter
- branch to the start of the loop

```
.org 0x00
ADD x1, x0, x0    # clear x1
ADD x3, x0, x0    # clear counter
ADDI x4, x0, 10   # iteration count

LD x2, 0x7fc(x0)  # load input
ADD x1, x1, x2    # x1 += input

ADDI x3, x3, 1    # counter++
BLT x3, x4, -12   # if (counter < 10) loop

SW x1, 0x7fc(x0)  # output sum
EBREAK
```

Labels and Variables

- Labels and Variable names simply correspond to memory addresses
- The compiler creates the memory layout of the final program and knows all relative locations
- In the final executable all variables are replaced by their actual address

Loop Using a Label

```
.org 0x00
    ADD x1, x0, x0    # clear x1
    ADD x3, x0, x0    # clear counter
    ADDI x4, x0, 10   # iteration count
loop:
    → LW x2, 0x7fc(x0) # load input
      ADD x1, x1, x2    # x1 += input

      ADDI x3, x3, 1    # counter++
      BLT x3, x4, loop  # if (counter < 10) loop

    SW x1, 0x7fc(x0) # output sum
    EBREAK
```

Variables, Having Fun With the Memory Layout

```


1  # micro riscv loop demo with symbols
2  .org 0x00
3  JAL x0, main
4
5  .org 0x120
6  counter: .word 0
7  sum:     .word 0
8
9  .org 0x3a0
10 main:
11     ADDI x4, x0, 10      # iteration count
12     | | | | | | | | | | # +-----+
13 loop_start:             # v
14     LW x1, sum           # load sum
15     LW x2, 0x7fc(x0)     # load input
16     ADD x1, x1, x2       # sum += input
17     SW x1, sum           # store sum
18     | | | | | | | | | | #
19     LW x3, counter       # load counter
20     ADDI x3, x3, 1       # counter++
21     SW x3, counter       # store counter
22     BLT x3, x4, loop_start # if (counter < 10) goto loop_start
23
24     SW x1, 0x7fc(x0)     # output sum
25     EBREAK

```


- We can choose the memory layout as we like
- We can mix data and code
- Try it out with your own code

Programming Micro RISC-V in C

Software



Hardware



Program in C

```
while (1) {  
    scanf("%x", &a);  
    if (a==0) break;  
    printf("%x", a);  
}
```

“Simplification”: While \rightarrow If, goto

```
while (1) {  
    scanf("%x", &a);  
    if (a==0) break;  
    printf("%x", a);  
}
```



```
L0:  scanf("%x", &a);  
      if (a == 0) goto L1;  
      printf("%x", a);  
      goto L0;  
  
L1:  ;
```

From C to RISC-V assembly language

Labels

```
L0:  scanf("%x", &a);  
      if (a == 0) goto L1;  
      printf("%x",a);  
      goto L0;  
  
L1:  ;
```



From C to RISC-V assembly language

Copy value from
location 0x7fc
to CPU register x1.

Labels

```
L0:  scanf("%x", &a);  
      if (a == 0) goto L1;  
      printf("%x",a);  
      goto L0;  
  
L1:  ;
```

LW

x1, 0x7fc(x0)

From C to RISC assembly language

Labels

```
L0:  scanf("%x", &a);  
      if (a == 0) goto L1;  
      printf("%x", a);  
      goto L0;  
  
L1:  ;
```

LW x1, 0x7fc(x0)

SW x1, 0x7fc(x0)

Store (= copy) value
in CPU register x1
to address 0x7fc

From C to RISC-V assembly language

Labels

```
L0:  scanf("%x", &a);  
      if (a == 0) goto L1;  
      printf("%x",a);  
      goto L0;  
  
L1:  ;
```


LW	x1, 0x7fc(x0)
BEQ	x1, x0, L1
SW	x1, 0x7fc(x0)
JAL	x0,L0

If value in CPU register x1 is equal to 0,
Then goto label L1. Else continue with
the statement after the if-statement.

From C to RISC-V assembly language

Labels

```
L0:  scanf("%x", &a);  
      if (a == 0) goto L1;  
      printf("%x",a);  
      goto L0;  
  
L1:  ;
```



```
LW      x1, 0x7fc(x0)  
BEQ     x1, x0, L1  
SW      x1, 0x7fc(x0)  
JAL     x0,L0
```

This statement stands for
a unconditional “goto”.

From C to RISC-V assembly language

Labels


```
L0:  scanf("%x", &a);  
      if (a == 0) goto L1;  
      printf("%x",a);  
      goto L0;  
  
L1:  ;
```



```
LW      x1, 0x7fc(x0)  
BEQ     x1, x0, L1  
SW      x1, 0x7fc(x0)  
JAL     x0,L0  
EBREAK
```


The execution of the instruction EBREAK
halts the CPU simulation.

From assembly language to machine language



TOY starts executing code at address 0x00.
Every machine instruction needs one word in memory.

Labels are “symbolic addresses”



The label “L0” is a symbolic name for the memory location with address 0x00.
Likewise, the label “L1” is a symbolic name for the memory location with address 0x10.

0x00: 0x7F C0 20 83

0x04:

0x08:

0x0C:

0x10:

LW x1, 0x7fc(x0)

BEQ x1, x0, L1

SW x1, 0x7fc(x0)

JAL x0,L0

L1 EBREAK

0x00: 0x 7F C0 20 83

0x04:

0x08: 0x 7E 10 2E 23

0x0C:

0x10:

L0

LD RC 0xFF

BZ RC L1

ST RC 0xFF

BZ R0 L0

L1

HLT



0x00: 0x 7F C0 20 83
0x04: 0x 00 00 86 63
0x08: 0x 7E 10 2E 23
0x0C:
0x10:



L0		LD	RC	0xFF
		BZ	RC	L1
		ST	RC	0xFF
	BZ	R0	L0	
L1		HLT		

0x00: 0x 7F C0 20 83
0x04: 0x 00 00 86 63
0x08: 0x 7E 10 2E 23
0x0C: 0x FF 5F F0 6F
0x10:



L0	LD	RC	0xFF
	BZ	RC	L1
	ST	RC	0xFF
	BZ	R0	L0
L1	HLT		

0x00: 0x 7F C0 20 83
0x04: 0x 00 00 86 63
0x08: 0x 7E 10 2E 23
0x0C: 0x FF 5F F0 6F
0x10: 0x 00 10 00 73

L0 LD RC 0xFF
BZ RC L1
ST RC 0xFF
BZ R0 L0
HLT



The Machine Program

```
0x00:  0x 7F C0 20 83
0x04:  0x 00 00 86 63
0x08:  0x 7E 10 2E 23
0x0C:  0x FF 5F F0 6F
0x10:  0x 00 10 00 73
```

The Machine Program in Binary Notation

```
0x00: 0x 7F C0 20 83
0x04: 0x 00 00 86 63
0x08: 0x 7E 10 2E 23
0x0C: 0x FF 5F F0 6F
0x10: 0x 00 10 00 73
```

For reasons of readability,
we use hexadecimal
notation.

```
0x00: 0111_1111_1100_0000_0010_0000_1000_0011
0x14: 0000_0000_0000_0000_1000_0110_0110_0011
0x08: 0111_1110_0001_0000_0010_1110_0010_0011
0x0C: 1111_1111_0101_1111_1111_0000_0110_1111
0x10: 0000_0000_0001_0000_0000_0000_0111_0011
```

In memory we always only have
binary patterns.

Let's do a More Complex Example

```

/*****
 *
 * Write a program that
 * adds all array elements and stores
 * the sum in variable "sum".
 *
 * Modify the C source code in a
 * way such that each code line
 * can be directly translated into
 * TOY assembly language.
 *****/
#include <stdio.h>

int n      = 4;
int array[4] = {3, 4, 5, 6};
int sum     = 0;

int main() {
    for(int i=0; i<n; i++)
        sum = sum + array[i];

    // print to screen for checking that the program works:
    printf("sum = %d\n", sum);
}

```

- The program sums up 4 numbers and write the sum to stdout
- We translate the program from C to ASM in 14 steps
- See examples repo for each step


Function Calls, Calling Convention

Motivation

- The C to ASM translation we have done so far was limited
 - No function calls
 - Only global variables – no local variables in functions
- For real-world programs we want to partition our program into functions with local variables


Functions Calls

- Basic Idea:
 - partitioning of code into reusable functions
 - functions can call other functions arbitrarily (nested function calls, recursive function calls)
- Interface:
 - the function takes input arguments
 - the function provides a return value as output




Realizing Function Calls and Returns

- A function call is not a simple branch instruction
- Whenever there is a function call, we also need to store the return address
 - foo2 needs to know whether to return to foo0 or foo1
 - The return address is a mandatory parameter to every function



Realizing Function Calls and Returns on RISC-V

- RISC-V has two instructions to perform a “jump and link”
 - **JAL (Jump and Link):** JAL rd, offset
 - Jump relative to current PC
 - The jump destination is PC+offset
 - Upon the jump (PC+4) is stored in register rd
 - **JALR (Jump and Link Register):** JALR rd, rs, offset
 - Jump to address (register content from rs) + offset
 - Upon the jump (PC+4) is stored in register rd



Example

- See example_04

```
6  # micro riscv IO demo with "subroutine"
7  .org 0x00
8
9  L0:
10     JAL x1, READ_BYTE      # Call READ_BYTE (jump to READ_BYTE and store PC+4 in x1)
11
12     BEQ x2,x0, L1          # branch to L1, if input is zero
13     SW x2, 0x7fc(x0)       # write to output
14     JAL x0,L0              # unconditional branch to L0
15  L1:
16     EBREAK
17
18  READ_BYTE:
19     LW x2, 0x7fc(x0)        # load input
20     JALR x0,0(x1)           # return to caller (return address is stored in x1)
21
```


Problem: Nested Subroutine Calls

- JAL and JALR need an empty register for storing the return address
 - We could use a different register for each function call. However, we would quickly run out of registers
- We need a data structure in memory to take care of this.



A Stack

- Stack characteristics:
 - Two operations:
 - PUSH: places an element on the stack
 - POP: receives an element from the stack
 - The stack is a FILO (first in, last out) data structure
 - The stack typically “grows” from high to low addresses
 - The stack is a contiguous section in memory
 - The “stack pointer” (sp) “points” to the “top of the stack” (TOS)

Push Value 42



Pop Value from Top of Stack



42

Implementing a Stack with RISC-V

- Initialize a stack pointer
 - Set starting point
- Push value
 - Expand stack by 4
 - Copy value from register to top of stack
- Pop value
 - Copy value from top of stack to destination register
 - decrease stack by 4

Implementing a Stack with RISC-V

- Initialize a stack pointer

- Set starting point

ADDI x2,x0,0x700 # initialize

ADDI x5,x0,1 # x5 = 1;

ADDI x6,x0,2 # x6 = 2;

ADDI x7,x0,3 # x7 = 3;

- Push value

- Expand stack by 4
- Copy value from register to top of stack

ADDI x2,x2,-4 # push x5

SW x5,0(x2)

ADDI x2,x2,-4 # push x6

SW x6,0(x2)

ADDI x2,x2,-4 # push x7

SW x7,0(x2)

- Pop value

- Copy value from top of stack to destination register
- decrease stack by 4

LW x7,0(x2) # pop x7

ADDI x2,x2,4

LW x6,0(x2) # pop x6

ADDI x2,x2,4

LW x5,0(x2) # pop x5

ADDI x2,x2,4

EBREAK

Register Usage in Subroutines

- We can use a stack to store return addresses
 - In fact, the stack can be used as a storage for **any** register
 - Assume you want to use register x1, but it currently stores another value that is needed later on
 - push x1 to the stack
 - Use x1
 - restore x1 by popping the content from the stack
- We can use the stack to store and restore register states when entering/exiting function calls
- Every function can use the CPU registers as needed

Calling Convention

- There are many different ways how to handle the stacking of registers when calling a subroutine
- There is a calling convention for each platform that defines the relationship between the caller (the part of the programming doing a call to a subroutine) and the callee (the subroutine that is called). It defines:
 - How arguments are passed between caller and callee
 - How values are returned from the callee to the caller
 - Who takes care of the stacking of which registers

RISC-V Registers

From the RISC-V Instruction Set Manual (riscv.org):

Register	ABI Name	Description	Saver
x0	zero	Hard-wired zero	—
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
x3	gp	Global pointer	—
x4	tp	Thread pointer	—
x5	t0	Temporary/alternate link register	Caller
x6–7	t1–2	Temporaries	Caller
x8	s0/fp	Saved register/frame pointer	Callee
x9	s1	Saved register	Callee
x10–11	a0–1	Function arguments/return values	Caller
x12–17	a2–7	Function arguments	Caller
x18–27	s2–11	Saved registers	Callee
x28–31	t3–6	Temporaries	Caller

Summary

- **Saved by Caller:**
 - ra (return address)
 - a0 - a1 (arguments/return values)
 - a2 – a7 (arguments)
 - t0 - t6 (temp. registers)
- **Saved by Callee:**
 - fp (frame pointer)
 - sp (stack pointer)
 - s1 – s11 (saved registers)

In this lecture we do not use gp and tp

The View of the Caller

Dear Callee,

Use these registers however you like –
I do not care about the content.
Your arguments are in a0 – a7.
Give me your return value in a0 (32 bit
case) or in a0 and a1 (64 bit value)

Dear Callee,

I want these registers back with
exactly the same content as I passed
them to you. In case you need
them, these registers are to be
saved and restored by you.

Summary

- **Saved by Caller:**
 - ra (return address)
 - a0 - a1 (arguments/return values)
 - a2 – a7 (arguments)
 - t0 - t6 (temp. registers)
- **Saved by Callee:**
 - fp (frame pointer)
 - sp (stack pointer)
 - s1 – s11 (saved registers)

In this lecture we do not use gp
and tp

Switching from HW to SW View

- All subsequent assembler examples will be written using the software ABI conventions → we no x.. registers any more
- In hardware this does not change anything – it is just the naming

Saved by Caller:

- ra (return address)
- a0 - a7 (arguments)
- t0 - t6 (temp. registers)

Saved by Callee:

- fp (frame pointer)
- sp (stack pointer)
- s1 – s11 (saved registers)

Code Parts of a Subroutine

- Important code parts for the handling of registers, local variables and arguments are
 - **Function Prolog** (“Set up”) – the first instructions of a subroutine
 - **Neighborhood of a Nested Call** (before and after call)
 - **Epilog** (“Clean up”) – the last instructions of a subroutine

Saved by Caller:

- ra (return address)
- a0 - a7 (arguments)
- t0 - t6 (temp. registers)

Saved by Callee:

- fp (frame pointer)
- sp (stack pointer)
- s1 – s11 (saved registers)

Examples

- Check the examples repo and look at the code in the directory `chapter_05/stack_according_to_abi`
- Compile and understand the following examples
 - `01_direct_return.asm`
 - `02_nested_function_call.asm`
 - `03_nested_call_with_argument.asm`
 - `04_recursive_call_with_arguments.asm`

Frame Pointer

- If there are too many arguments to fit them into the registers, the additional parameters are passed via the stack
- In order to facilitate the access to these arguments, we introduce the framepointer
- The framepointer stores the value of the stack pointer upon function entry
- This allows to have a fixed offset for variables throughout the function, e.g.
 - FP: points to the first argument on the stack
 - FP + 4: points to the second argument on the stack
 - FP - 4: points to the return address pushed by the callee (if needed)
- See example 05_call_with_many_arguments.asm

Local Variables

- Whenever a function requires local variables, these variables are also stored on the stack
- See example 06_local_variables_and_call_by_reference.asm

Call by Value vs. Call by Reference

- There are two important ways of passing arguments to a function
- **Call by Value**
 - The values of the arguments are provided in the registers a0-a7 and the stack
- **Call by Reference**
 - Instead of values, pointers are passed to the function (they point for example to variables of the stack frame of the caller)
 - See example 06_local_variables_and_call_by_reference.asm

Full Stack Frame

- In case a function receives arguments via the stack, uses local variables and performs calls, the full stack frame looks as follows (addressed relative to the framepointer (fp)):
 -
 - $FP + 8$: third argument passed via stack
 - $FP + 4$: second argument passed via stack
 - FP : first argument
 - $FP - 4$: Return address
 - $FP - 8$: Frame pointer of caller
 - $FP - 12$: First local variable
 - $FP - 16$: Second local variable
 - ...

Buffer Overflow

*More on this?
Take the course "Security Aspects
in Software Development"*

- A computer performs one instruction after the other
- If return addresses on the stack are overwritten by user input, the computer will jump to a target defined by the user input
- Simple buffer overflows are detected on today's computer systems. However, there are many more options of how a user can attack a computer system.
- See example 07_stack_buffer_overflow.asm

Summary on Code Parts of a Subroutine

- Prolog (“Set up”) – the first instructions of a subroutine
 - Stacking the return address (in case needed)
 - Stacking of frame pointer of caller and initialization of FP for callee (in case needed)
 - Stacking of s1-s11 (in case these registers are needed)
 - Allocation of stack for local variables
- Neighborhood of a Nested Call (before and after call)
 - Preparation of arguments in registers and on stack (if needed) for the subroutine
 - Stacking and restoring of registers a0-a7, t0-t7 (in case these registers are still needed in the subroutine after returning from the call)
- Epilog (“Clean up”) – the last instructions of a subroutine
 - Restore frame pointer
 - Restore return address
 - Restore stack pointer
 - Jump to return address

Saved by Caller:

- ra (return address)
- a0 - a7 (arguments)
- t0 - t6 (temp. registers)

Saved by Callee:

- fp (frame pointer)
- sp (stack pointer)
- s1 – s11 (saved registers)