Logo
Logo-Icon Sitemap Print-Icon Print-Version Contact-Icon Contact
  • Home
  • About IAIK
    • People
    • News
    • Events
    • How To Reach Us
    • Jobs
    • Privacy Policy
  • Research
    • Publications
    • E-Government
    • Formal Methods for Design & Verification
    • Implementation Attacks
    • Java-Security
    • Krypto
    • Secure & Correct Systems
    • Secure Entities for Smart Environments
    • Secure RFID
    • Trusted Computing
    • VLSI
  • Teaching
    • Bachelor Courses
    • Master Courses
    • Master Theses
    • Microsoft Academic Alliance
    • PhD
    • E-Exam
  • Partnerships
    • A-SIT
    • Stiftung SIC
Left Logo
Research
Publications E-Government Formal Methods for Design & Verification - Project Diamond - Project Coconut - Project Prosyd - Anzu - FoREnSiC - Lily - Wring - Other Tools, Links, and Downloads Implementation Attacks Java-Security Krypto Secure & Correct Systems Secure Entities for Smart Environments Secure RFID Trusted Computing VLSI
Right Logo
You are here: Start » Research » Formal Methods for Design & Verification » Project Prosyd

Website: http://www.prosyd.org
Manager: Roderick Bloem
E-Mail: roderick.bloem@iaik.tugraz.at

Prosyd

The goal of the PROSYD project was to significantly increase the competitiveness and efficiency of the European IT industry through the establishment of a standard, integrated property-based paradigm for the design of electronic systems. This paradigm will integrate and unify the many phases of system development, including requirement definition, design, implementation, and verification, into one coherent design flow, building on the emerging standard property specification language PSL/Sugar, which has been recently selected as a basis for an IEEE standard. The new paradigm will enable the development of electronic systems of higher quality within shorter design cycles and with lower costs.

The prime deliverable of the PROSYD project will be a reference methodology and a set of coherent PSL/Sugar-based tools for property-based system design. Using these tools, we aim to demonstrate an improvement of at least 30% in design productivity. In addition, we expect to see an increase in the quality of the finished product, resulting in a significant decrease in the number of design flaws that make it through the verification phase.

Prosyd was funded by the European Commission as an FP6 STReP.

© 1990 - 2012 IAIK TU Graz
Contact | Jobs | Sitemap | Impressum